CN1045675C - 容错队列系统 - Google Patents

容错队列系统 Download PDF

Info

Publication number
CN1045675C
CN1045675C CN94194287A CN94194287A CN1045675C CN 1045675 C CN1045675 C CN 1045675C CN 94194287 A CN94194287 A CN 94194287A CN 94194287 A CN94194287 A CN 94194287A CN 1045675 C CN1045675 C CN 1045675C
Authority
CN
China
Prior art keywords
pointer
test
memory location
memory
pointers
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN94194287A
Other languages
English (en)
Chinese (zh)
Other versions
CN1136354A (zh
Inventor
T·L·郝林
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Telefonaktiebolaget LM Ericsson AB
Original Assignee
Telefonaktiebolaget LM Ericsson AB
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Telefonaktiebolaget LM Ericsson AB filed Critical Telefonaktiebolaget LM Ericsson AB
Publication of CN1136354A publication Critical patent/CN1136354A/zh
Application granted granted Critical
Publication of CN1045675C publication Critical patent/CN1045675C/zh
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/70—Masking faults in memories by using spares or by reconfiguring
    • G11C29/74—Masking faults in memories by using spares or by reconfiguring using duplex memories, i.e. using dual copies
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
    • G06F12/023—Free address space management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Retry When Errors Occur (AREA)
  • Hardware Redundancy (AREA)
  • Plural Heterocyclic Compounds (AREA)
  • Pharmaceuticals Containing Other Organic And Inorganic Compounds (AREA)
  • Indole Compounds (AREA)
CN94194287A 1993-11-26 1994-11-23 容错队列系统 Expired - Fee Related CN1045675C (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
SE9303932A SE502576C2 (sv) 1993-11-26 1993-11-26 Feltolerant kösystem
SE9303932 1993-11-26

Publications (2)

Publication Number Publication Date
CN1136354A CN1136354A (zh) 1996-11-20
CN1045675C true CN1045675C (zh) 1999-10-13

Family

ID=20391901

Family Applications (1)

Application Number Title Priority Date Filing Date
CN94194287A Expired - Fee Related CN1045675C (zh) 1993-11-26 1994-11-23 容错队列系统

Country Status (17)

Country Link
US (2) US5602988A (enExample)
EP (1) EP0730764B1 (enExample)
JP (1) JPH09506452A (enExample)
KR (1) KR100301719B1 (enExample)
CN (1) CN1045675C (enExample)
AU (2) AU681220B2 (enExample)
BR (1) BR9408131A (enExample)
CA (1) CA2176471A1 (enExample)
DE (1) DE69427129T2 (enExample)
DK (1) DK0730764T3 (enExample)
ES (1) ES2155882T3 (enExample)
FI (1) FI962202A0 (enExample)
GR (1) GR3035795T3 (enExample)
NO (1) NO962120L (enExample)
SE (1) SE502576C2 (enExample)
TW (1) TW278157B (enExample)
WO (1) WO1995014970A2 (enExample)

Families Citing this family (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19742378A1 (de) * 1997-09-25 1999-04-22 Siemens Ag Ringspeicher für eine TDMA-Datenübertragungsstation und entsprechende Datenübertragungsstation
US6778490B1 (en) 1998-05-20 2004-08-17 Nortel Networks Limited Method and apparatus for a fault tolerant router architecture
US6256756B1 (en) * 1998-12-04 2001-07-03 Hewlett-Packard Company Embedded memory bank system
US6363506B1 (en) * 1999-04-13 2002-03-26 Agere Systems Guardian Corp. Method for self-testing integrated circuits
US6606326B1 (en) 1999-07-02 2003-08-12 International Business Machines Corporation Packet switch employing dynamic transfer of data packet from central shared queue path to cross-point switching matrix path
US6510531B1 (en) * 1999-09-23 2003-01-21 Lucent Technologies Inc. Methods and systems for testing parallel queues
US6985455B1 (en) * 2000-03-03 2006-01-10 Hughes Electronics Corporation Method and system for providing satellite bandwidth on demand using multi-level queuing
US6584584B1 (en) * 2000-04-10 2003-06-24 Opentv, Inc. Method and apparatus for detecting errors in a First-In-First-Out buffer
US20020110094A1 (en) * 2001-02-13 2002-08-15 Reddy Naveen S. Spot beam hopping packet scheduler system
US7480239B1 (en) 2001-11-27 2009-01-20 Cisco Technology, Inc. Method and apparatus for true priority based connection establishment within a PNNI ATM network
US7161950B2 (en) * 2001-12-10 2007-01-09 Intel Corporation Systematic memory location selection in Ethernet switches
DE10162046A1 (de) * 2001-12-17 2003-06-26 Thomson Brandt Gmbh Wiedergabegerät mit einem Zwischenspeicher zum Verringern der mittleren Zugriffszeit auf einen Informationsträger
US6781898B2 (en) * 2002-10-30 2004-08-24 Broadcom Corporation Self-repairing built-in self test for linked list memories
US20050071730A1 (en) * 2003-09-30 2005-03-31 Lattice Semiconductor Corporation Continuous self-verify of configuration memory in programmable logic devices
US7532574B1 (en) 2003-10-02 2009-05-12 Cisco Technology, Inc. Method and apparatus for improved priority based connection establishment within a PNNI ATM network
US7296129B2 (en) 2004-07-30 2007-11-13 International Business Machines Corporation System, method and storage medium for providing a serialized memory interface with a bus repeater
CN101031971A (zh) * 2004-08-02 2007-09-05 皇家飞利浦电子股份有限公司 数据存储和重放设备
US7331010B2 (en) 2004-10-29 2008-02-12 International Business Machines Corporation System, method and storage medium for providing fault detection and correction in a memory subsystem
US7512762B2 (en) 2004-10-29 2009-03-31 International Business Machines Corporation System, method and storage medium for a memory subsystem with positional read data latency
US7305574B2 (en) * 2004-10-29 2007-12-04 International Business Machines Corporation System, method and storage medium for bus calibration in a memory subsystem
US7257750B1 (en) 2005-01-13 2007-08-14 Lattice Semiconductor Corporation Self-verification of configuration memory in programmable logic devices
US7802148B2 (en) * 2005-02-23 2010-09-21 Broadcom Corporation Self-correcting memory system
US7478259B2 (en) 2005-10-31 2009-01-13 International Business Machines Corporation System, method and storage medium for deriving clocks in a memory system
US7685392B2 (en) 2005-11-28 2010-03-23 International Business Machines Corporation Providing indeterminate read data latency in a memory system
US8656409B2 (en) * 2005-12-29 2014-02-18 Intel Corporation High performance queue implementations in multiprocessor systems
US7596744B1 (en) 2006-02-24 2009-09-29 Lattice Semiconductor Corporation Auto recovery from volatile soft error upsets (SEUs)
US7562260B2 (en) * 2006-04-04 2009-07-14 International Business Machines Corporation Method and system for performing recovery of a single-threaded queue
US7640386B2 (en) 2006-05-24 2009-12-29 International Business Machines Corporation Systems and methods for providing memory modules with multiple hub devices
US7669086B2 (en) 2006-08-02 2010-02-23 International Business Machines Corporation Systems and methods for providing collision detection in a memory system
US7539842B2 (en) * 2006-08-15 2009-05-26 International Business Machines Corporation Computer memory system for selecting memory buses according to physical memory organization information stored in virtual address translation tables
US7870459B2 (en) 2006-10-23 2011-01-11 International Business Machines Corporation High density high reliability memory module with power gating and a fault tolerant address and command bus
US7721140B2 (en) * 2007-01-02 2010-05-18 International Business Machines Corporation Systems and methods for improving serviceability of a memory system
US8065574B1 (en) 2007-06-08 2011-11-22 Lattice Semiconductor Corporation Soft error detection logic testing systems and methods
CN101794242B (zh) * 2010-01-29 2012-07-18 西安交通大学 服务于操作系统核心层的容错计算机系统数据比较方法
US10866837B2 (en) * 2018-07-30 2020-12-15 Lendingclub Corporation Distributed job framework and task queue
CN119011623B (zh) * 2024-07-19 2025-10-03 南方电网电力科技股份有限公司 一种基于缓冲区的智能电表数据调度方法及装置

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4049956A (en) * 1975-10-08 1977-09-20 Cselt - Centro Studi E Laboratori Telecomunicazioni S.P.A. Method of and means for in-line testing of a memory operating in time-division mode
EP0323310A1 (fr) * 1987-12-24 1989-07-05 France Telecom Circuit de gestion de pointeurs d'écriture de files tampons notamment pour commutateur temporel de paquets auto-acheminables

Family Cites Families (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3681757A (en) * 1970-06-10 1972-08-01 Cogar Corp System for utilizing data storage chips which contain operating and non-operating storage cells
US3814922A (en) * 1972-12-01 1974-06-04 Honeywell Inf Systems Availability and diagnostic apparatus for memory modules
US3863227A (en) * 1973-09-17 1975-01-28 Gte Automatic Electric Lab Inc Method and arrangement for testing a core memory
US3982111A (en) * 1975-08-04 1976-09-21 Bell Telephone Laboratories, Incorporated Memory diagnostic arrangement
US4575792A (en) * 1982-03-31 1986-03-11 Honeywell Information Systems Inc. Shared interface apparatus for testing the memory sections of a cache unit
US4479214A (en) * 1982-06-16 1984-10-23 International Business Machines Corporation System for updating error map of fault tolerant memory
US4535455A (en) * 1983-03-11 1985-08-13 At&T Bell Laboratories Correction and monitoring of transient errors in a memory system
US4672583A (en) * 1983-06-15 1987-06-09 Nec Corporation Dynamic random access memory device provided with test circuit for internal refresh circuit
US4841434A (en) * 1984-05-11 1989-06-20 Raytheon Company Control sequencer with dual microprogram counters for microdiagnostics
JPS62250593A (ja) * 1986-04-23 1987-10-31 Hitachi Ltd ダイナミツク型ｒａｍ
US4809276A (en) * 1987-02-27 1989-02-28 Hutton/Prc Technology Partners 1 Memory failure detection apparatus
JPH02117243A (ja) * 1988-10-27 1990-05-01 Toshiba Corp パケット通信装置
US5014266A (en) * 1988-12-28 1991-05-07 At&T Bell Laboratories Circuit switching system for interconnecting logical links between packet switching networks
US4953157A (en) * 1989-04-19 1990-08-28 American Telephone And Telegraph Company Programmable data packet buffer prioritization arrangement
JPH0387000A (ja) * 1989-08-30 1991-04-11 Mitsubishi Electric Corp 半導体記憶装置
US5200959A (en) * 1989-10-17 1993-04-06 Sundisk Corporation Device and method for defect handling in semi-conductor memory
US5155844A (en) * 1990-02-14 1992-10-13 International Business Machines Corporation Background memory test during system start up
US5357521A (en) * 1990-02-14 1994-10-18 International Business Machines Corporation Address sensitive memory testing
EP0459001B1 (de) * 1990-05-31 1996-01-24 Siemens Aktiengesellschaft Integrierter Halbleiterspeicher
US5276833A (en) * 1990-07-02 1994-01-04 Chips And Technologies, Inc. Data cache management system with test mode using index registers and CAS disable and posted write disable
JPH04271445A (ja) * 1990-08-02 1992-09-28 Internatl Business Mach Corp <Ibm> メモリ・テスト装置
US5177745A (en) * 1990-09-26 1993-01-05 Intel Corporation Memory device with a test mode
JPH04178580A (ja) * 1990-11-14 1992-06-25 Ando Electric Co Ltd 半導体メモリの故障自己診断装置
US5299202A (en) * 1990-12-07 1994-03-29 Trw Inc. Method and apparatus for configuration and testing of large fault-tolerant memories
EP0522224B1 (en) * 1991-07-10 1998-10-21 International Business Machines Corporation High speed buffer management
US5311520A (en) * 1991-08-29 1994-05-10 At&T Bell Laboratories Method and apparatus for programmable memory control with error regulation and test functions
KR950000305Y1 (ko) * 1991-12-23 1995-01-16 금성일렉트론 주식회사 메모리 장치의 테스트 모드회로
US5452418A (en) * 1992-04-24 1995-09-19 Digital Equipment Corporation Method of using stream buffer to perform operation under normal operation mode and selectively switching to test mode to check data integrity during system operation
US5291482A (en) * 1992-07-24 1994-03-01 At&T Bell Laboratories High bandwidth packet switch
US5388238A (en) * 1992-07-24 1995-02-07 At&T Corp. System and method for monitoring the validity of circulating pointers in a FIFO memory
SE516073C2 (sv) * 1993-02-15 2001-11-12 Ericsson Telefon Ab L M Sätt för hantering av redundanta väljarplan i paketväljare och paketväljare för utförande av sättet
US5396619A (en) * 1993-07-26 1995-03-07 International Business Machines Corporation System and method for testing and remapping base memory for memory diagnostics
US5461588A (en) * 1994-11-15 1995-10-24 Digital Equipment Corporation Memory testing with preservation of in-use data

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4049956A (en) * 1975-10-08 1977-09-20 Cselt - Centro Studi E Laboratori Telecomunicazioni S.P.A. Method of and means for in-line testing of a memory operating in time-division mode
EP0323310A1 (fr) * 1987-12-24 1989-07-05 France Telecom Circuit de gestion de pointeurs d'écriture de files tampons notamment pour commutateur temporel de paquets auto-acheminables

Also Published As

Publication number Publication date
AU2618897A (en) 1997-09-04
DE69427129T2 (de) 2001-08-02
WO1995014970A2 (en) 1995-06-01
NO962120D0 (no) 1996-05-24
SE502576C2 (sv) 1995-11-13
EP0730764A1 (en) 1996-09-11
FI962202A7 (fi) 1996-05-24
US5602988A (en) 1997-02-11
AU1206795A (en) 1995-06-13
AU693056B2 (en) 1998-06-18
AU681220B2 (en) 1997-08-21
JPH09506452A (ja) 1997-06-24
FI962202A0 (fi) 1996-05-24
KR100301719B1 (ko) 2001-10-22
US6088817A (en) 2000-07-11
EP0730764B1 (en) 2001-04-18
SE9303932L (sv) 1995-05-27
BR9408131A (pt) 1997-08-05
DK0730764T3 (da) 2001-07-09
CN1136354A (zh) 1996-11-20
GR3035795T3 (en) 2001-07-31
SE9303932D0 (sv) 1993-11-26
NO962120L (no) 1996-05-24
ES2155882T3 (es) 2001-06-01
CA2176471A1 (en) 1995-06-01
TW278157B (enExample) 1996-06-11
DE69427129D1 (de) 2001-05-23
WO1995014970A3 (en) 1995-07-27
KR960706126A (ko) 1996-11-08

Similar Documents

Publication Publication Date Title
CN1045675C (zh) 容错队列系统
US5233614A (en) Fault mapping apparatus for memory
EP1416499B1 (en) Self-repairing built-in self test for linked list memories
US7415644B2 (en) Self-repairing of microprocessor array structures
US6961890B2 (en) Dynamic variable-length error correction code
US4475194A (en) Dynamic replacement of defective memory words
US4964130A (en) System for determining status of errors in a memory subsystem
US6647517B1 (en) Apparatus and method for providing error ordering information and error logging information
EP0096781A2 (en) System for updating error map of fault tolerant memory
EP1206739B1 (en) Methods and apparatus for correcting soft errors in digital data
EP1465204A2 (en) Memory built-in self repair (MBISR) circuits / devices
JPH0782446B2 (ja) 多重エラー訂正方法
KR20090087077A (ko) Ｅｃｃ-유닛 및 부가 프로세싱 장치를 갖는 메모리 시스템
JP2000311497A (ja) 半導体記憶装置
US6842867B2 (en) System and method for identifying memory modules having a failing or defective address
CN1691202A (zh) 具有码位单元阵列的半导体存储装置
CN1723449A (zh) 存储器装置、存储器控制方法和显示装置
JP2003007088A (ja) メモリセグメントの信頼性を評価するシステムおよび方法
JPH07321795A (ja) バッファアドレス管理方法
SE502719C2 (sv) Feltolerant kösystem för buffertering av data i en paketväljare
WO2023277746A1 (en) Data validation and correction using hybrid parity and error correcting codes
US7917802B2 (en) Write omission detector, write omission detecting method, and computer product
CN120236641A (zh) 存储器装置及其测试方法
JPH01191942A (ja) 障害処理装置

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
C17 Cessation of patent right
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 19991013

Termination date: 20131123