CN104202141B - Four-dimensional automatic switchover hyperchaotic system building method based on L ü system and circuit - Google Patents

Four-dimensional automatic switchover hyperchaotic system building method based on L ü system and circuit Download PDF

Info

Publication number
CN104202141B
CN104202141B CN201410437219.8A CN201410437219A CN104202141B CN 104202141 B CN104202141 B CN 104202141B CN 201410437219 A CN201410437219 A CN 201410437219A CN 104202141 B CN104202141 B CN 104202141B
Authority
CN
China
Prior art keywords
pin
operational amplifier
resistance
connects
multiplier
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201410437219.8A
Other languages
Chinese (zh)
Other versions
CN104202141A (en
Inventor
闫伟
张亚娟
霍芳芳
周义
郭艳霞
陈春辉
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
State Grid Corp of China SGCC
Jinxiang Power Supply Co of State Grid Shandong Electric Power Co Ltd
Original Assignee
State Grid Corp of China SGCC
Jinxiang Power Supply Co of State Grid Shandong Electric Power Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by State Grid Corp of China SGCC, Jinxiang Power Supply Co of State Grid Shandong Electric Power Co Ltd filed Critical State Grid Corp of China SGCC
Priority to CN201410437219.8A priority Critical patent/CN104202141B/en
Publication of CN104202141A publication Critical patent/CN104202141A/en
Application granted granted Critical
Publication of CN104202141B publication Critical patent/CN104202141B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Amplifiers (AREA)

Abstract

The present invention relates to an automatic switchover hyperchaotic system and circuit, particularly to a four-dimensional automatic switchover hyperchaotic system based on L ü system and circuit, existing hyperchaotic system is usually on the basis of three-dimensional chaotic system, by once increasing one-dimensional variable, and on the variable feedback increased to original three-dimensional chaotic system, form four-dimensional hyperchaotic system, and existing automatically switched chaotic system is usually three-dimensional chaotic system, building method and the circuit with the four-dimensional hyperchaotic system of automatic switching function the most do not propose, in place of this is the deficiencies in the prior art.The present invention is on the basis of three-dimensional L ü chaos system, by the one-dimensional variable of twice increase, and on the variable feedback increased to first equation of three-dimensional L ü chaos system, thus define four-dimensional automatic switchover hyperchaotic system, propose a kind of new method constructing four-dimensional automatic switchover hyperchaotic system, and realized with analog circuit, it is applied to the engineering fields such as communication for four-dimension automatic switchover hyperchaotic system and provides a kind of new selection scheme.

Description

Four-dimensional automatic switchover hyperchaotic system building method based on L ü system and circuit
Technical field
The present invention relates to an automatic switchover hyperchaotic system and circuit, automatically cut particularly to a four-dimension based on L ü system Change hyperchaotic system and circuit.
Background technology
Existing hyperchaotic system is usually on the basis of three-dimensional chaotic system, by once increasing one-dimensional variable, and institute The variable feedback increased in original three-dimensional chaotic system, forms four-dimensional hyperchaotic system, and existing automatically switched chaotic system Being usually three-dimensional chaotic system, building method and the circuit with the four-dimensional hyperchaotic system of automatic switching function the most do not propose, In place of this is the deficiencies in the prior art.The present invention is on the basis of three-dimensional L ü chaos system, by the one-dimensional variable of twice increase, And on the variable feedback increased to first equation of three-dimensional L ü chaos system, thus define four-dimensional automatically switch super mixed Ignorant system, it is proposed that a kind of new method constructing four-dimensional automatic switchover hyperchaotic system, and realized with analog circuit, for Four-dimensional automatic switchover hyperchaotic system is applied to the engineering fields such as communication and provides a kind of new selection scheme.
Summary of the invention
The technical problem to be solved in the present invention is four-dimensional automatic switchover hyperchaotic system building method based on L ü system and circuit, The present invention uses following technological means to realize goal of the invention:
1, four-dimensional automatic switchover hyperchaotic system building method based on L ü system, is characterized in that being, comprises the following steps:
(1) three-dimensional L ü chaos system i is:
d x / d t = a ( y - x ) d y / d t = c y - x z d z / d t = x y - b z i a = 36 , b = 3 , c = 20
(2) on the basis of three-dimensional L ü chaos system i, increase a differential equation dw/dt=kx, and w is fed back to system i On first equation, it is thus achieved that chaos system ii
d x / d t = a ( y - x ) + w d y / d t = c y - x z d z / d t = x y - b z d w / d t = k x i i a = 36 , b = 3 , c = 20 , k = 10
(3) on the basis of three-dimensional L ü chaos system i, increase a differential equation dw/dt=ky, and w is fed back to system i On first equation, it is thus achieved that chaos system iii
d x / d t = a ( y - x ) + w d y / d t = c y - x z d z / d t = x y - b z d w / d t = k y i i i a = 36 , b = 3 , c = 20 , k = 10
(4) by four-dimensional automatic switchover hyperchaotic system iv of ii and iii structure:
d x / d t = a ( y - x ) + w d y / d t = c y - x z d z / d t = x y - b z d w / d t = k f ( x ) i v a = 36 , b = 3 , c = 20 , k = 10 f ( x ) = x , x > 0 y , x ≤ 0
(5) according to four-dimensional automatic switchover hyperchaotic system iv constructing analog circuit based on L ü system, utilize operational amplifier U1, Operational amplifier U2 and resistance and electric capacity constitute anti-phase adder and inverting integrator, utilize multiplier U4 and multiplier U5 real Existing multiplying, utilizes operational amplifier U3 and resistance R17, R18 to constitute comparator, it is thus achieved that a comparative level, as mould Intend the input control signal of switch U6, utilize analog switch U6 to realize the selection output of analogue signal, described operational amplifier U1, operational amplifier U2 and operational amplifier U3 use LF347N, described multiplier U4 and multiplier U5 to use AD633JN, described analog switch U6 use ADG888;
Described operational amplifier U1 concatenation operation amplifier U2, operational amplifier U3, multiplier U4, multiplier U5 and mould Intend switch U6, described operational amplifier U2 and connect multiplier U4, multiplier U5, analog switch U6 and operational amplifier U1, Described operational amplifier U3 concatenation operation amplifier U1 and analog switch U6, described multiplier U4 concatenation operation amplifier U1 With operational amplifier U2, described multiplier U4 concatenation operation amplifier U1 and operational amplifier U2, described analog switch U6 are even Meet operational amplifier U1;
1st pin of described operational amplifier U1 is connected by resistance R7 and the 2nd pin, by resistance R8 and the 6th pin Connecting, the 3rd, 5,10,12 pin ground connection, the 4th pin meets VCC, and the 11st pin meets VEE, and the 6th pin passes through electric capacity C2 and the 7th pin connect, and the 7th pin meets output y, and the 7th pin is connected by resistance R2 and the 13rd pin, the 7th pin Being connected by resistance R6 and the 2nd pin, the 7th pin connects the 3rd pin of multiplier U5, and the 7th pin meets analog switch U6 The 12nd pin, the 8th pin output x, the 8th pin is connected by electric capacity C1 and the 9th pin, and the 8th pin connects multiplication 1st pin of device U4, the 8th pin connects the 1st pin of multiplier U5, and the 8th pin meets the 2nd of operational amplifier U3 and draws Foot, the 8th pin connects the 10th pin of analog switch U6, and the 8th pin is connected by resistance R4 and the 9th pin, and the 13rd Pin is connected by resistance R3 and the 14th pin, and the 14th pin is connected by resistance R5 and the 9th pin;
1st pin of described operational amplifier U2 is connected by resistance R16 and the 6th pin, and the 2nd pin passes through resistance R15 Connecting with the 1st pin, the 3rd, 5,10,12 pin ground connection, the 4th pin meets VCC, and the 11st pin meets VEE, and the 6th draws Foot is connected by electric capacity C4 and the 7th pin, the 7th pin output w, is drawn with the 13rd of operational amplifier U1 by resistance R1 Foot connects, the 8th pin output z, connects the 3rd pin of multiplier U4, is connected by resistance R13 and the 9th pin, and the 9th Pin is connected by electric capacity C3 and the 8th pin, and the 13rd pin is connected by resistance R11 and the 14th pin, and the 14th pin leads to Cross resistance R12 and the 9th pin connects;
1st pin of the described operational amplifier U3 series connection ground connection by resistance R17 and R18, by resistance R17 and mould The 9th pin intending switch U6 connects, and the 2nd pin connects with the 8th pin of operational amplifier U1, and the 3rd, 5,10,12 Pin ground connection, the 4th pin meets VCC, and the 11st pin meets VEE, the 6th, 7,8,9,13,14 pins unsettled;
1st pin of described multiplier U4 connects the 8th pin of operational amplifier U1, and the 3rd pin connects the 8th pin of U2, 2nd, 4, the 6 equal ground connection of pin, the 5th pin meets VEE, and the 7th pin connects U1 the 6th pin, the 8th pin by resistance R9 Meet VCC;
1st pin of described multiplier U5 connects the 8th foot of operational amplifier U1, and the 3rd pin connects the of operational amplifier U1 7 pins, the 2nd, 4, the 6 equal ground connection of pin, the 5th pin meets VEE, and the 7th pin meets operational amplifier U2 by resistance R10 13rd pin, the 8th pin meets VCC;
1st pin of described analog switch U6 meets VCC, the 2nd, 3,4,5,6,7,8,13,14,15 pins hang Sky, the 10th pin connects with the 8th pin of operational amplifier U1, and the 11st pin is by resistance R14 and operational amplifier U2 The 2nd pin connect, the 12nd pin connects with the 7th pin with operational amplifier U1, the 16th pin ground connection.
2, the analog circuit of four-dimensional automatic switchover hyperchaotic system based on L ü system, is characterized in that being, utilizes computing to put Big device U1, operational amplifier U2 and resistance and electric capacity constitute anti-phase adder and inverting integrator, utilize multiplier U4 and take advantage of Musical instruments used in a Buddhist or Taoist mass U5 realizes multiplying, utilizes operational amplifier U3 and resistance R17, R18 to constitute comparator, it is thus achieved that a comparison is electric Flat, as the input control signal of analog switch U6, utilize analog switch U6 to realize the selection output of analogue signal, described fortune Calculate amplifier U1, operational amplifier U2 and operational amplifier U3 uses LF347N, described multiplier U4 and multiplier U5 to adopt ADG888 is used with AD633JN, described analog switch U6;
Described operational amplifier U1 concatenation operation amplifier U2, operational amplifier U3, multiplier U4, multiplier U5 and mould Intend switch U6, described operational amplifier U2 and connect multiplier U4, multiplier U5, analog switch U6 and operational amplifier U1, Described operational amplifier U3 concatenation operation amplifier U1 and analog switch U6, described multiplier U4 concatenation operation amplifier U1 With operational amplifier U2, described multiplier U4 concatenation operation amplifier U1 and operational amplifier U2, described analog switch U6 are even Meet operational amplifier U1;
1st pin of described operational amplifier U1 is connected by resistance R7 and the 2nd pin, by resistance R8 and the 6th pin Connecting, the 3rd, 5,10,12 pin ground connection, the 4th pin meets VCC, and the 11st pin meets VEE, and the 6th pin passes through electric capacity C2 and the 7th pin connect, and the 7th pin meets output y, and the 7th pin is connected by resistance R2 and the 13rd pin, the 7th pin Being connected by resistance R6 and the 2nd pin, the 7th pin connects the 3rd pin of multiplier U5, and the 7th pin meets analog switch U6 The 12nd pin, the 8th pin output x, the 8th pin is connected by electric capacity C1 and the 9th pin, and the 8th pin connects multiplication 1st pin of device U4, the 8th pin connects the 1st pin of multiplier U5, and the 8th pin meets the 2nd of operational amplifier U3 and draws Foot, the 8th pin connects the 10th pin of analog switch U6, and the 8th pin is connected by resistance R4 and the 9th pin, and the 13rd Pin is connected by resistance R3 and the 14th pin, and the 14th pin is connected by resistance R5 and the 9th pin;
1st pin of described operational amplifier U2 is connected by resistance R16 and the 6th pin, and the 2nd pin passes through resistance R15 Connecting with the 1st pin, the 3rd, 5,10,12 pin ground connection, the 4th pin meets VCC, and the 11st pin meets VEE, and the 6th draws Foot is connected by electric capacity C4 and the 7th pin, the 7th pin output w, is drawn with the 13rd of operational amplifier U1 by resistance R1 Foot connects, the 8th pin output z, connects the 3rd pin of multiplier U4, is connected by resistance R13 and the 9th pin, and the 9th Pin is connected by electric capacity C3 and the 8th pin, and the 13rd pin is connected by resistance R11 and the 14th pin, and the 14th pin leads to Cross resistance R12 and the 9th pin connects;
1st pin of the described operational amplifier U3 series connection ground connection by resistance R17 and R18, by resistance R17 and mould The 9th pin intending switch U6 connects, and the 2nd pin connects with the 8th pin of operational amplifier U1, and the 3rd, 5,10,12 Pin ground connection, the 4th pin meets VCC, and the 11st pin meets VEE, the 6th, 7,8,9,13,14 pins unsettled;
1st pin of described multiplier U4 connects the 8th pin of operational amplifier U1, and the 3rd pin connects the 8th pin of U2, 2nd, 4, the 6 equal ground connection of pin, the 5th pin meets VEE, and the 7th pin connects U1 the 6th pin, the 8th pin by resistance R9 Meet VCC;
1st pin of described multiplier U5 connects the 8th foot of operational amplifier U1, and the 3rd pin connects the of operational amplifier U1 7 pins, the 2nd, 4, the 6 equal ground connection of pin, the 5th pin meets VEE, and the 7th pin meets operational amplifier U2 by resistance R10 13rd pin, the 8th pin meets VCC;
1st pin of described analog switch U6 meets VCC, the 2nd, 3,4,5,6,7,8,13,14,15 pins hang Sky, the 10th pin connects with the 8th pin of operational amplifier U1, and the 11st pin is by resistance R14 and operational amplifier U2 The 2nd pin connect, the 12nd pin connects with the 7th pin with operational amplifier U1, the 16th pin ground connection.
Beneficial effect
The present invention is on the basis of three-dimensional L ü chaos system, by the one-dimensional variable of twice increase, and the variable feedback increased On first equation of three-dimensional L ü chaos system, thus define four-dimensional automatic switchover hyperchaotic system, it is proposed that a kind of structure Make the new method of four-dimensional automatic switchover hyperchaotic system, and realized with analog circuit, for four-dimension automatic switchover hyperchaos system System is applied to the engineering fields such as communication and provides a kind of new selection scheme.
Accompanying drawing explanation
Fig. 1 is the circuit connection structure schematic diagram of the preferred embodiment of the present invention.
Fig. 2, Fig. 3 and Fig. 4 are the circuit actual connection figure of the present invention.
Detailed description of the invention
With preferred embodiment, the present invention is further described in detail below in conjunction with the accompanying drawings, sees Fig. 1-Fig. 4.
1, four-dimensional automatic switchover hyperchaotic system building method based on L ü system, is characterized in that being, comprises the following steps:
(1) three-dimensional L ü chaos system i is:
d x / d t = a ( y - x ) d y / d t = c y - x z d z / d t = x y - b z i a = 36 , b = 3 , c = 20
(2) on the basis of three-dimensional L ü chaos system i, increase a differential equation dw/dt=kx, and w is fed back to system i On first equation, it is thus achieved that chaos system ii
d x / d t = a ( y - x ) + w d y / d t = c y - x z d z / d t = x y - b z d w / d t = k x i i a = 36 , b = 3 , c = 20 , k = 10
(3) on the basis of three-dimensional L ü chaos system i, increase a differential equation dw/dt=ky, and w is fed back to system i On first equation, it is thus achieved that chaos system iii
d x / d t = a ( y - x ) + w d y / d t = c y - x z d z / d t = x y - b z d w / d t = k y i i i a = 36 , b = 3 , c = 20 , k = 10
(4) by four-dimensional automatic switchover hyperchaotic system iv of ii and iii structure:
d x / d t = a ( y - x ) + w d y / d t = c y - x z d z / d t = x y - b z d w / d t = k f ( x ) i v a = 36 , b = 3 , c = 20 , k = 10 f ( x ) = x , x > 0 y , x ≤ 0
(5) according to four-dimension automatic switchover hyperchaotic system v constructing analog Circuits System, operational amplifier U1, operational amplifier are utilized U2 and resistance and electric capacity constitute anti-phase adder and inverting integrator, utilize multiplier U4 and multiplier U5 to realize multiplication fortune Calculate, utilize operational amplifier U3 and resistance R17, R18 to constitute comparator, it is thus achieved that a comparative level, as analog switch The input control signal of U6, utilizes analog switch U6 to realize the selection output of analogue signal, described operational amplifier U1, computing Amplifier U2 and operational amplifier U3 uses LF347N, described multiplier U4 and multiplier U5 to use AD633JN, described mould Intend switch U6 and use ADG888;
Described operational amplifier U1 concatenation operation amplifier U2, operational amplifier U3, multiplier U4, multiplier U5 and mould Intend switch U6, described operational amplifier U2 and connect multiplier U4, multiplier U5, analog switch U6 and operational amplifier U1, Described operational amplifier U3 concatenation operation amplifier U1 and analog switch U6, described multiplier U4 concatenation operation amplifier U1 With operational amplifier U2, described multiplier U4 concatenation operation amplifier U1 and operational amplifier U2, described analog switch U6 are even Meet operational amplifier U1;
1st pin of described operational amplifier U1 is connected by resistance R7 and the 2nd pin, by resistance R8 and the 6th pin Connecting, the 3rd, 5,10,12 pin ground connection, the 4th pin meets VCC, and the 11st pin meets VEE, and the 6th pin passes through electric capacity C2 and the 7th pin connect, and the 7th pin meets output y, and the 7th pin is connected by resistance R2 and the 13rd pin, the 7th pin Being connected by resistance R6 and the 2nd pin, the 7th pin connects the 3rd pin of multiplier U5, and the 7th pin meets analog switch U6 The 12nd pin, the 8th pin output x, the 8th pin is connected by electric capacity C1 and the 9th pin, and the 8th pin connects multiplication 1st pin of device U4, the 8th pin connects the 1st pin of multiplier U5, and the 8th pin meets the 2nd of operational amplifier U3 and draws Foot, the 8th pin connects the 10th pin of analog switch U6, and the 8th pin is connected by resistance R4 and the 9th pin, and the 13rd Pin is connected by resistance R3 and the 14th pin, and the 14th pin is connected by resistance R5 and the 9th pin;
1st pin of described operational amplifier U2 is connected by resistance R16 and the 6th pin, and the 2nd pin passes through resistance R15 Connecting with the 1st pin, the 3rd, 5,10,12 pin ground connection, the 4th pin meets VCC, and the 11st pin meets VEE, and the 6th draws Foot is connected by electric capacity C4 and the 7th pin, the 7th pin output w, is drawn with the 13rd of operational amplifier U1 by resistance R1 Foot connects, the 8th pin output z, connects the 3rd pin of multiplier U4, is connected by resistance R13 and the 9th pin, and the 9th Pin is connected by electric capacity C3 and the 8th pin, and the 13rd pin is connected by resistance R11 and the 14th pin, and the 14th pin leads to Cross resistance R12 and the 9th pin connects;
1st pin of the described operational amplifier U3 series connection ground connection by resistance R17 and R18, by resistance R17 and mould The 9th pin intending switch U6 connects, and the 2nd pin connects with the 8th pin of operational amplifier U1, and the 3rd, 5,10,12 Pin ground connection, the 4th pin meets VCC, and the 11st pin meets VEE, the 6th, 7,8,9,13,14 pins unsettled;
1st pin of described multiplier U4 connects the 8th pin of operational amplifier U1, and the 3rd pin connects the 8th pin of U2, 2nd, 4, the 6 equal ground connection of pin, the 5th pin meets VEE, and the 7th pin connects U1 the 6th pin, the 8th pin by resistance R9 Meet VCC;
1st pin of described multiplier U5 connects the 8th foot of operational amplifier U1, and the 3rd pin connects the of operational amplifier U1 7 pins, the 2nd, 4, the 6 equal ground connection of pin, the 5th pin meets VEE, and the 7th pin meets operational amplifier U2 by resistance R10 13rd pin, the 8th pin meets VCC;
1st pin of described analog switch U6 meets VCC, the 2nd, 3,4,5,6,7,8,13,14,15 pins hang Sky, the 10th pin connects with the 8th pin of operational amplifier U1, and the 11st pin is by resistance R14 and operational amplifier U2 The 2nd pin connect, the 12nd pin connects with the 7th pin with operational amplifier U1, the 16th pin ground connection.
2, the analog circuit of four-dimensional automatic switchover hyperchaotic system based on L ü system, is characterized in that being, utilizes computing to put Big device U1, operational amplifier U2 and resistance and electric capacity constitute anti-phase adder and inverting integrator, utilize multiplier U4 and take advantage of Musical instruments used in a Buddhist or Taoist mass U5 realizes multiplying, utilizes operational amplifier U3 and resistance R17, R18 to constitute comparator, it is thus achieved that a comparison is electric Flat, as the input control signal of analog switch U6, utilize analog switch U6 to realize the selection output of analogue signal, described fortune Calculate amplifier U1, operational amplifier U2 and operational amplifier U3 uses LF347N, described multiplier U4 and multiplier U5 to adopt ADG888 is used with AD633JN, described analog switch U6;
Described operational amplifier U1 concatenation operation amplifier U2, operational amplifier U3, multiplier U4, multiplier U5 and mould Intend switch U6, described operational amplifier U2 and connect multiplier U4, multiplier U5, analog switch U6 and operational amplifier U1, Described operational amplifier U3 concatenation operation amplifier U1 and analog switch U6, described multiplier U4 concatenation operation amplifier U1 With operational amplifier U2, described multiplier U4 concatenation operation amplifier U1 and operational amplifier U2, described analog switch U6 are even Meet operational amplifier U1;
1st pin of described operational amplifier U1 is connected by resistance R7 and the 2nd pin, by resistance R8 and the 6th pin Connecting, the 3rd, 5,10,12 pin ground connection, the 4th pin meets VCC, and the 11st pin meets VEE, and the 6th pin passes through electric capacity C2 and the 7th pin connect, and the 7th pin meets output y, and the 7th pin is connected by resistance R2 and the 13rd pin, the 7th pin Being connected by resistance R6 and the 2nd pin, the 7th pin connects the 3rd pin of multiplier U5, and the 7th pin meets analog switch U6 The 12nd pin, the 8th pin output x, the 8th pin is connected by electric capacity C1 and the 9th pin, and the 8th pin connects multiplication 1st pin of device U4, the 8th pin connects the 1st pin of multiplier U5, and the 8th pin meets the 2nd of operational amplifier U3 and draws Foot, the 8th pin connects the 10th pin of analog switch U6, and the 8th pin is connected by resistance R4 and the 9th pin, and the 13rd Pin is connected by resistance R3 and the 14th pin, and the 14th pin is connected by resistance R5 and the 9th pin;
1st pin of described operational amplifier U2 is connected by resistance R16 and the 6th pin, and the 2nd pin passes through resistance R15 Connecting with the 1st pin, the 3rd, 5,10,12 pin ground connection, the 4th pin meets VCC, and the 11st pin meets VEE, and the 6th draws Foot is connected by electric capacity C4 and the 7th pin, the 7th pin output w, is drawn with the 13rd of operational amplifier U1 by resistance R1 Foot connects, the 8th pin output z, connects the 3rd pin of multiplier U4, is connected by resistance R13 and the 9th pin, and the 9th Pin is connected by electric capacity C3 and the 8th pin, and the 13rd pin is connected by resistance R11 and the 14th pin, and the 14th pin leads to Cross resistance R12 and the 9th pin connects;
1st pin of the described operational amplifier U3 series connection ground connection by resistance R17 and R18, by resistance R17 and mould The 9th pin intending switch U6 connects, and the 2nd pin connects with the 8th pin of operational amplifier U1, and the 3rd, 5,10,12 Pin ground connection, the 4th pin meets VCC, and the 11st pin meets VEE, the 6th, 7,8,9,13,14 pins unsettled;
1st pin of described multiplier U4 connects the 8th pin of operational amplifier U1, and the 3rd pin connects the 8th pin of U2, 2nd, 4, the 6 equal ground connection of pin, the 5th pin meets VEE, and the 7th pin connects U1 the 6th pin, the 8th pin by resistance R9 Meet VCC;
1st pin of described multiplier U5 connects the 8th foot of operational amplifier U1, and the 3rd pin connects the of operational amplifier U1 7 pins, the 2nd, 4, the 6 equal ground connection of pin, the 5th pin meets VEE, and the 7th pin meets operational amplifier U2 by resistance R10 13rd pin, the 8th pin meets VCC;
1st pin of described analog switch U6 meets VCC, the 2nd, 3,4,5,6,7,8,13,14,15 pins hang Sky, the 10th pin connects with the 8th pin of operational amplifier U1, and the 11st pin is by resistance R14 and operational amplifier U2 The 2nd pin connect, the 12nd pin connects with the 7th pin with operational amplifier U1, the 16th pin ground connection.
Resistance R1=R17=100k Ω, R3=R5=R7=R8=R11=R12=R15=R16=10k Ω in circuit, R2=R4=2.78k Ω, R6=5k Ω, R9=R10=1k Ω, R13=33.3k Ω, R18=80k Ω, C1=C2= C3=C4=10nF.
Certainly, described above not limitation of the present invention, the present invention is also not limited to the example above, the art general Change that logical technical staff is made in the essential scope of the present invention, retrofit, add or replace, fall within the protection of the present invention Scope.

Claims (2)

1. four-dimensional automatic switchover hyperchaotic system building method based on L ü system, is characterized in that being, comprises the following steps:
(1) three-dimensional L ü chaos system i is:
d x / d t = a ( y - x ) d y / d t = c y - x z d z / d t = x y - b z - - - i A=36, b=3, c=20
(2) on the basis of three-dimensional L ü chaos system i, increase a differential equation dw/dt=kx, and w is fed back to system i On first equation, it is thus achieved that chaos system ii
d x / d t = a ( y - x ) + w d y / d t = c y - x z d z / d t = x y - b z d w / d t = k x - - - i i A=36, b=3, c=20, k=10
(3) on the basis of three-dimensional L ü chaos system i, increase a differential equation dw/dt=ky, and w is fed back to system i On first equation, it is thus achieved that chaos system iii
d x / d t = a ( y - x ) + w d y / d t = c y - x z d z / d t = x y - b z d w / d t = k y - - - i i i A=36, b=3, c=20, k=10
(4) by ii and iii a kind of four-dimensional automatic switchover hyperchaotic system iv based on L ü system of structure:
d x / d t = a ( y - x ) + w d y / d t = c y - x z d z / d t = x y - b z d w / d t = k f ( x ) - - - i v A=36, b=3, c=20, k=10, f ( x ) = x , x > 0 y , x ≤ 0
(5) according to four-dimensional automatic switchover hyperchaotic system iv constructing analog circuit based on L ü system, utilize operational amplifier U1, Operational amplifier U2 and resistance and electric capacity constitute anti-phase adder and inverting integrator, utilize multiplier U4 and multiplier U5 real Existing multiplying, utilizes operational amplifier U3 and resistance R17, R18 to constitute comparator, it is thus achieved that a comparative level, as mould Intend the input control signal of switch U6, utilize analog switch U6 to realize the selection output of analogue signal, described operational amplifier U1, operational amplifier U2 and operational amplifier U3 use LF347N, described multiplier U4 and U5 to use AD633JN, described Analog switch U6 uses ADG888;
Described operational amplifier U1 concatenation operation amplifier U2, operational amplifier U3, multiplier U4, multiplier U5 and mould Intend switch U6, described operational amplifier U2 and connect multiplier U4, multiplier U5, analog switch U6 and operational amplifier U1, Described operational amplifier U3 concatenation operation amplifier U1 and analog switch U6, described multiplier U4 concatenation operation amplifier U1 With operational amplifier U2, described multiplier U4 concatenation operation amplifier U1 and operational amplifier U2, described analog switch U6 are even Meet operational amplifier U1;
1st pin of described operational amplifier U1 is connected by resistance R7 and the 2nd pin, by resistance R8 and the 6th pin Connecting, the 3rd, 5,10,12 pin ground connection, the 4th pin meets VCC, and the 11st pin meets VEE, and the 6th pin passes through electric capacity C2 and the 7th pin connect, and the 7th pin meets output y, and the 7th pin is connected by resistance R2 and the 13rd pin, the 7th pin Being connected by resistance R6 and the 2nd pin, the 7th pin connects the 3rd pin of multiplier U5, and the 7th pin meets analog switch U6 The 12nd pin, the 8th pin output x, the 8th pin is connected by electric capacity C1 and the 9th pin, and the 8th pin connects multiplication 1st pin of device U4, the 8th pin connects the 1st pin of multiplier U5, and the 8th pin meets the 2nd of operational amplifier U3 and draws Foot, the 8th pin connects the 10th pin of analog switch U6, and the 8th pin is connected by resistance R4 and the 9th pin, and the 13rd Pin is connected by resistance R3 and the 14th pin, and the 14th pin is connected by resistance R5 and the 9th pin;
1st pin of described operational amplifier U2 is connected by resistance R16 and the 6th pin, and the 2nd pin passes through resistance R15 Connecting with the 1st pin, the 3rd, 5,10,12 pin ground connection, the 4th pin meets VCC, and the 11st pin meets VEE, and the 6th draws Foot is connected by electric capacity C4 and the 7th pin, the 7th pin output w, is drawn with the 13rd of operational amplifier U1 by resistance R1 Foot connects, the 8th pin output z, connects the 3rd pin of multiplier U4, is connected by resistance R13 and the 9th pin, and the 9th Pin is connected by electric capacity C3 and the 8th pin, and the 13rd pin is connected by resistance R11 and the 14th pin, and the 14th pin leads to Cross resistance R12 and the 9th pin connects;
1st pin of the described operational amplifier U3 series connection ground connection by resistance R17 and R18, by resistance R17 and mould The 9th pin intending switch U6 connects, and the 2nd pin connects with the 8th pin of operational amplifier U1, and the 3rd, 5,10,12 Pin ground connection, the 4th pin meets VCC, and the 11st pin meets VEE, the 6th, 7,8,9,13,14 pins unsettled;
1st pin of described multiplier U4 connects the 8th pin of operational amplifier U1, and the 3rd pin connects the 8th pin of U2, 2nd, 4, the 6 equal ground connection of pin, the 5th pin meets VEE, and the 7th pin connects U1 the 6th pin, the 8th pin by resistance R9 Meet VCC;
1st pin of described multiplier U5 connects the 8th foot of operational amplifier U1, and the 3rd pin connects the of operational amplifier U1 7 pins, the 2nd, 4, the 6 equal ground connection of pin, the 5th pin meets VEE, and the 7th pin meets operational amplifier U2 by resistance R10 13rd pin, the 8th pin meets VCC;
1st pin of described analog switch U6 meets VCC, the 2nd, 3,4,5,6,7,8,13,14,15 pins hang Sky, the 10th pin connects with the 8th pin of operational amplifier U1, and the 11st pin is by resistance R14 and operational amplifier U2 The 2nd pin connect, the 12nd pin connects with the 7th pin with operational amplifier U1, the 16th pin ground connection.
2. the analog circuit of four-dimensional automatic switchover hyperchaotic system based on L ü system, is characterized in that being, utilizes operational amplifier U1, operational amplifier U2 and resistance and electric capacity constitute anti-phase adder and inverting integrator, utilize multiplier U4 and multiplier U5 realizes multiplying, utilizes operational amplifier U3 and resistance R17, R18 to constitute comparator, it is thus achieved that a comparative level, As the input control signal of analog switch U6, utilizing analog switch U6 to realize the selection output of analogue signal, described computing is put Big device U1, operational amplifier U2 and operational amplifier U3 use LF347N, described multiplier U4 and U5 to use AD633JN, described analog switch U6 use ADG888;
Described operational amplifier U1 concatenation operation amplifier U2, operational amplifier U3, multiplier U4, multiplier U5 and mould Intend switch U6, described operational amplifier U2 and connect multiplier U4, multiplier U5, analog switch U6 and operational amplifier U1, Described operational amplifier U3 concatenation operation amplifier U1 and analog switch U6, described multiplier U4 concatenation operation amplifier U1 With operational amplifier U2, described multiplier U4 concatenation operation amplifier U1 and operational amplifier U2, described analog switch U6 are even Meet operational amplifier U1;
1st pin of described operational amplifier U1 is connected by resistance R7 and the 2nd pin, by resistance R8 and the 6th pin Connecting, the 3rd, 5,10,12 pin ground connection, the 4th pin meets VCC, and the 11st pin meets VEE, and the 6th pin passes through electric capacity C2 and the 7th pin connect, and the 7th pin meets output y, and the 7th pin is connected by resistance R2 and the 13rd pin, the 7th pin Being connected by resistance R6 and the 2nd pin, the 7th pin connects the 3rd pin of multiplier U5, and the 7th pin meets analog switch U6 The 12nd pin, the 8th pin output x, the 8th pin is connected by electric capacity C1 and the 9th pin, and the 8th pin connects multiplication 1st pin of device U4, the 8th pin connects the 1st pin of multiplier U5, and the 8th pin meets the 2nd of operational amplifier U3 and draws Foot, the 8th pin connects the 10th pin of analog switch U6, and the 8th pin is connected by resistance R4 and the 9th pin, and the 13rd Pin is connected by resistance R3 and the 14th pin, and the 14th pin is connected by resistance R5 and the 9th pin;
1st pin of described operational amplifier U2 is connected by resistance R16 and the 6th pin, and the 2nd pin passes through resistance R15 Connecting with the 1st pin, the 3rd, 5,10,12 pin ground connection, the 4th pin meets VCC, and the 11st pin meets VEE, and the 6th draws Foot is connected by electric capacity C4 and the 7th pin, the 7th pin output w, is drawn with the 13rd of operational amplifier U1 by resistance R1 Foot connects, the 8th pin output z, connects the 3rd pin of multiplier U4, is connected by resistance R13 and the 9th pin, and the 9th Pin is connected by electric capacity C3 and the 8th pin, and the 13rd pin is connected by resistance R11 and the 14th pin, and the 14th pin leads to Cross resistance R12 and the 9th pin connects;
1st pin of the described operational amplifier U3 series connection ground connection by resistance R17 and R18, by resistance R17 and mould The 9th pin intending switch U6 connects, and the 2nd pin connects with the 8th pin of operational amplifier U1, and the 3rd, 5,10,12 Pin ground connection, the 4th pin meets VCC, and the 11st pin meets VEE, the 6th, 7,8,9,13,14 pins unsettled;
1st pin of described multiplier U4 connects the 8th pin of operational amplifier U1, and the 3rd pin connects the 8th pin of U2, 2nd, 4, the 6 equal ground connection of pin, the 5th pin meets VEE, and the 7th pin connects U1 the 6th pin, the 8th pin by resistance R9 Meet VCC;
1st pin of described multiplier U5 connects the 8th foot of operational amplifier U1, and the 3rd pin connects the of operational amplifier U1 7 pins, the 2nd, 4, the 6 equal ground connection of pin, the 5th pin meets VEE, and the 7th pin meets operational amplifier U2 by resistance R10 13rd pin, the 8th pin meets VCC;
1st pin of described analog switch U6 meets VCC, the 2nd, 3,4,5,6,7,8,13,14,15 pins hang Sky, the 10th pin connects with the 8th pin of operational amplifier U1, and the 11st pin is by resistance R14 and operational amplifier U2 The 2nd pin connect, the 12nd pin connects with the 7th pin with operational amplifier U1, the 16th pin ground connection.
CN201410437219.8A 2014-08-30 2014-08-30 Four-dimensional automatic switchover hyperchaotic system building method based on L ü system and circuit Expired - Fee Related CN104202141B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201410437219.8A CN104202141B (en) 2014-08-30 2014-08-30 Four-dimensional automatic switchover hyperchaotic system building method based on L ü system and circuit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201410437219.8A CN104202141B (en) 2014-08-30 2014-08-30 Four-dimensional automatic switchover hyperchaotic system building method based on L ü system and circuit

Publications (2)

Publication Number Publication Date
CN104202141A CN104202141A (en) 2014-12-10
CN104202141B true CN104202141B (en) 2016-08-24

Family

ID=52087371

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410437219.8A Expired - Fee Related CN104202141B (en) 2014-08-30 2014-08-30 Four-dimensional automatic switchover hyperchaotic system building method based on L ü system and circuit

Country Status (1)

Country Link
CN (1) CN104202141B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105262581A (en) * 2015-09-09 2016-01-20 胡春华 Lu-system-based adaptive synchronization method and circuit for hyperchaotic system capable of automatically switching two systems
CN108347329B (en) * 2018-02-28 2020-11-27 沈阳建筑大学 Three-dimensional switching chaotic circuit under complex switching law

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
LU91292B1 (en) * 2006-12-01 2008-06-02 European Gsa New Chaotic Spreading Codes for Galileo
CN103152158A (en) * 2013-01-30 2013-06-12 王少夫 Three-dimensional chaotic system

Also Published As

Publication number Publication date
CN104202141A (en) 2014-12-10

Similar Documents

Publication Publication Date Title
CN103684746B (en) Construction method of four-dimensional hyperchaotic system without balance points and simulation circuit
CN104202140A (en) Four-dimensional balance point-free hyperchaotic system based on five-simplest chaotic system, and analogue circuit
CN104184575A (en) Rikitake-system-based four-dimensional non-balance-point hyperchaotic system and simulation circuit
CN104202144B (en) The analog circuit of the hyperchaotic system of the four-dimension without equilibrium point based on Rikitake system
CN103780371B (en) Lv chaotic system switching method and circuit containing x<2> with different fractional orders
CN104092532B (en) Balance-point-free hyper-chaos system based on three-dimensional chaos system, and analogue circuit
CN104202141B (en) Four-dimensional automatic switchover hyperchaotic system building method based on L ü system and circuit
CN104836658B (en) A kind of feedback different is easy to the Lorenz type hyperchaotic system construction method that ultimate boundary is estimated
CN104283670B (en) Four system automatic switchover hyperchaotic system building method and analog circuits based on L ü system
CN105610572B (en) A kind of different Lorenz type hyperchaotic system circuits convenient for ultimate boundary estimation of variable
CN204145516U (en) Based on the analog circuit of two system automatic switchover hyperchaotic system of L ü system
CN204089837U (en) Based on the analog circuit of the four-dimension automatic switchover hyperchaotic system of L ü system
CN204089836U (en) Based on the four systems automatic switchover hyperchaotic system analog circuit of L ü system
CN103731129B (en) One has the double-vane attractor chaos system of 2 equalization points
CN203896361U (en) Switching circuit of Lyv chaotic system with different fractional orders and containing x power
CN104202146A (en) Yang-Chen system based automatic switching hyper-chaos system construction method and analog circuit
CN103812639A (en) Method and circuit for switching classical Liu (line interface unit) chaos system with different fraction orders
CN105227290B (en) A kind of three-dimensional four wing continuous chaotic system circuit of singly balanced point
CN104202142B (en) Based on two system automatic switchover hyperchaotic system building method and analog circuits of L ü system
CN103997400B (en) Method and circuit for different-fractional-order y<2>-containing Liu chaotic switching system
CN103856319B (en) Method and circuit for switching Lorenz type chaotic system provided with different fractional orders and x2
CN204145515U (en) The chen chaos switched system circuit that a kind of fractional-order is different
CN105099660B (en) A kind of three equilibrium point four-winged chaotic attractor chaos circuits containing absolute value
CN105099663A (en) Construction method of chaotic system comprising folding double-wing chaotic attractor, and circuit
CN103916232B (en) Switching method and circuit of Lu chaotic system with different fractional orders and y<2>

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C41 Transfer of patent application or patent right or utility model
CB03 Change of inventor or designer information

Inventor after: Yang Lin

Inventor before: Wang Xiaohong

COR Change of bibliographic data
TA01 Transfer of patent application right

Effective date of registration: 20160425

Address after: Tianhe District Tong East Road Guangzhou city Guangdong province 510665 B-101 No. 5, room B-118

Applicant after: Guangdong Gaohang Intellectual Property Operation Co., Ltd.

Address before: 256603 Binzhou, Shandong, west of the New River Road, room, room 1-2-502

Applicant before: Wang Xiaohong

C41 Transfer of patent application or patent right or utility model
CB03 Change of inventor or designer information

Inventor after: Yan Wei

Inventor after: Zhang Yajuan

Inventor after: Huo Fangfang

Inventor after: Zhou Yi

Inventor after: Guo Yanxia

Inventor after: Chen Chunhui

Inventor before: Yang Lin

COR Change of bibliographic data
TA01 Transfer of patent application right

Effective date of registration: 20160624

Address after: 272200 No. 7 West Wenfeng Road, Jinxiang County, Jining, Shandong

Applicant after: State Grid Shandong Electric Power Company Jinxiang County Power Supply Company

Applicant after: State Grid Corporation of China

Address before: Tianhe District Tong East Road Guangzhou city Guangdong province 510665 B-101 No. 5, room B-118

Applicant before: Guangdong Gaohang Intellectual Property Operation Co., Ltd.

C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20160824

Termination date: 20160830