CN104106115B - 无竞争的存储器配置 - Google Patents

无竞争的存储器配置 Download PDF

Info

Publication number
CN104106115B
CN104106115B CN201280069104.7A CN201280069104A CN104106115B CN 104106115 B CN104106115 B CN 104106115B CN 201280069104 A CN201280069104 A CN 201280069104A CN 104106115 B CN104106115 B CN 104106115B
Authority
CN
China
Prior art keywords
memory
access
access port
memory block
group
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201280069104.7A
Other languages
English (en)
Chinese (zh)
Other versions
CN104106115A (zh
Inventor
艾弗伦·C·吴
珍娜许·萨拉利雅
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xilinx Inc
Original Assignee
Xilinx Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xilinx Inc filed Critical Xilinx Inc
Publication of CN104106115A publication Critical patent/CN104106115A/zh
Application granted granted Critical
Publication of CN104106115B publication Critical patent/CN104106115B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
    • G11C7/1075—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for multiport memories each having random access ports and serial ports, e.g. video RAM
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
    • G11C29/023—Detection or location of defective auxiliary circuits, e.g. defective refresh counters in clock generator or timing circuitry
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
    • G11C29/028—Detection or location of defective auxiliary circuits, e.g. defective refresh counters with adaption or trimming of parameters
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/02—Disposition of storage elements, e.g. in the form of a matrix array
    • G11C5/04—Supports for storage elements, e.g. memory modules; Mounting or fixing of storage elements on such supports

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Static Random-Access Memory (AREA)
  • Information Transfer Systems (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Dram (AREA)
CN201280069104.7A 2011-12-07 2012-09-28 无竞争的存储器配置 Active CN104106115B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/314,079 2011-12-07
US13/314,079 US8611175B2 (en) 2011-12-07 2011-12-07 Contention-free memory arrangement
PCT/US2012/058039 WO2013085606A2 (en) 2011-12-07 2012-09-28 Contention-free memory arrangement

Publications (2)

Publication Number Publication Date
CN104106115A CN104106115A (zh) 2014-10-15
CN104106115B true CN104106115B (zh) 2017-03-22

Family

ID=47172872

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201280069104.7A Active CN104106115B (zh) 2011-12-07 2012-09-28 无竞争的存储器配置

Country Status (7)

Country Link
US (1) US8611175B2 (cg-RX-API-DMAC7.html)
EP (1) EP2788983B1 (cg-RX-API-DMAC7.html)
JP (1) JP5947397B2 (cg-RX-API-DMAC7.html)
KR (1) KR101816970B1 (cg-RX-API-DMAC7.html)
CN (1) CN104106115B (cg-RX-API-DMAC7.html)
IN (1) IN2014CN04171A (cg-RX-API-DMAC7.html)
WO (1) WO2013085606A2 (cg-RX-API-DMAC7.html)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8947931B1 (en) * 2014-06-13 2015-02-03 Sandisk Technologies Inc. Memory module
US9864710B2 (en) * 2015-03-30 2018-01-09 EMC IP Holding Company LLC Writing data to storage via a PCI express fabric having a fully-connected mesh topology
JP2018032141A (ja) * 2016-08-23 2018-03-01 東芝メモリ株式会社 半導体装置
US10141938B2 (en) * 2016-09-21 2018-11-27 Xilinx, Inc. Stacked columnar integrated circuits
US10635331B2 (en) * 2017-07-05 2020-04-28 Western Digital Technologies, Inc. Distribution of logical-to-physical address entries across bank groups
US10346093B1 (en) * 2018-03-16 2019-07-09 Xilinx, Inc. Memory arrangement for tensor data
KR20210065195A (ko) * 2018-10-23 2021-06-03 에트론 테크놀로지 아메리카 아이엔씨. 버스 및 시스템 내부에서 사용하기 위한 슈퍼스칼라 메모리 ic
JP7563082B2 (ja) * 2020-09-29 2024-10-08 富士フイルムビジネスイノベーション株式会社 プログラマブル論理回路、情報処理装置、情報処理システム、及びプログラム

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1993687A (zh) * 2004-08-05 2007-07-04 罗伯特·博世有限公司 用于控制对通信组件的消息存储器的数据访问的消息管理器和方法
US20100329066A1 (en) * 2009-06-30 2010-12-30 Infinera Corporation Non-blocking multi-port memory formed from smaller multi-port memories
US20110188335A1 (en) * 2010-01-29 2011-08-04 Mosys, Inc. Hierarchical Multi-Bank Multi-Port Memory Organization

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS62145172A (ja) * 1985-12-20 1987-06-29 Fujitsu Ltd 試験回路付入出力パツフア
JP2546901B2 (ja) * 1989-12-05 1996-10-23 株式会社日立製作所 通信制御装置
JPH0668022A (ja) * 1992-08-18 1994-03-11 Oki Electric Ind Co Ltd ダイレクトメモリアクセス装置
GB9618137D0 (en) * 1996-08-30 1996-10-09 Sgs Thomson Microelectronics Improvements in or relating to an ATM switch
JP2000209172A (ja) * 1999-01-14 2000-07-28 Matsushita Electric Ind Co Ltd 多重化装置及び多重化システム
KR100546331B1 (ko) * 2003-06-03 2006-01-26 삼성전자주식회사 스택 뱅크들 마다 독립적으로 동작하는 멀티 포트 메모리장치
KR100655081B1 (ko) 2005-12-22 2006-12-08 삼성전자주식회사 가변적 액세스 경로를 가지는 멀티 포트 반도체 메모리장치 및 그에 따른 방법

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1993687A (zh) * 2004-08-05 2007-07-04 罗伯特·博世有限公司 用于控制对通信组件的消息存储器的数据访问的消息管理器和方法
US20100329066A1 (en) * 2009-06-30 2010-12-30 Infinera Corporation Non-blocking multi-port memory formed from smaller multi-port memories
US20110188335A1 (en) * 2010-01-29 2011-08-04 Mosys, Inc. Hierarchical Multi-Bank Multi-Port Memory Organization

Also Published As

Publication number Publication date
CN104106115A (zh) 2014-10-15
WO2013085606A3 (en) 2014-08-14
KR101816970B1 (ko) 2018-01-09
IN2014CN04171A (cg-RX-API-DMAC7.html) 2015-07-17
JP2015506025A (ja) 2015-02-26
EP2788983A2 (en) 2014-10-15
JP5947397B2 (ja) 2016-07-06
KR20140102718A (ko) 2014-08-22
US20130148450A1 (en) 2013-06-13
EP2788983B1 (en) 2016-04-06
US8611175B2 (en) 2013-12-17
WO2013085606A2 (en) 2013-06-13

Similar Documents

Publication Publication Date Title
CN104106115B (zh) 无竞争的存储器配置
US12413232B2 (en) Multi-purpose interface for configuration data and user fabric data
EP3966937B1 (en) On-chip network in programmable integrated circuit
KR102381158B1 (ko) 적층형 실리콘 상호 연결(ssi) 기술 통합을 위한 독립형 인터페이스
KR20150066588A (ko) 메모리 액세스 제어 모듈 및 그에 관련된 방법들
CN108400880A (zh) 片上网络、数据传输方法和第一交换节点
US9335934B2 (en) Shared memory controller and method of using same
US9069912B2 (en) System and method of distributed initiator-local reorder buffers
CN114746853A (zh) 存储器与分布式计算阵列之间的数据传输
US9390017B2 (en) Write and read collision avoidance in single port memory devices
US8995210B1 (en) Write and read collision avoidance in single port memory devices
US7039750B1 (en) On-chip switch fabric
US7047385B1 (en) High-speed memory for use in networking systems
US7965705B2 (en) Fast and fair arbitration on a data link
US20070297437A1 (en) Distributed switch memory architecture
Kim et al. Asynchronous FIFO interfaces for GALS on-chip switched networks
US11144457B2 (en) Enhanced page locality in network-on-chip (NoC) architectures
TWI802275B (zh) 晶片系統架構
TWI826216B (zh) 記憶體控制系統與記憶體控制方法
JP2882304B2 (ja) マルチプロセッサシステム
JP5245658B2 (ja) バス接続におけるチップ間信号の共有化方法及び回路
CN103383671A (zh) 一种基于片上网络的dram通讯优化方法
Qi et al. A delay model of two-cycle noc router in 2d-mesh network
HK40122465A (en) On-chip network in programmable integrated circuit
HK40069840A (en) On-chip network in programmable integrated circuit

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant