IN2014CN04171A - - Google Patents
Download PDFInfo
- Publication number
- IN2014CN04171A IN2014CN04171A IN4171CHN2014A IN2014CN04171A IN 2014CN04171 A IN2014CN04171 A IN 2014CN04171A IN 4171CHN2014 A IN4171CHN2014 A IN 4171CHN2014A IN 2014CN04171 A IN2014CN04171 A IN 2014CN04171A
- Authority
- IN
- India
- Prior art keywords
- access
- group
- memory blocks
- ports
- port
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
- G11C7/10—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers
- G11C7/1075—Input/output [I/O] data interface arrangements, e.g. I/O data control circuits, I/O data buffers for multiport memories each having random access ports and serial ports, e.g. video RAM
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
- G11C29/023—Detection or location of defective auxiliary circuits, e.g. defective refresh counters in clock generator or timing circuitry
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/02—Detection or location of defective auxiliary circuits, e.g. defective refresh counters
- G11C29/028—Detection or location of defective auxiliary circuits, e.g. defective refresh counters with adaption or trimming of parameters
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C5/00—Details of stores covered by group G11C11/00
- G11C5/02—Disposition of storage elements, e.g. in the form of a matrix array
- G11C5/04—Supports for storage elements, e.g. memory modules; Mounting or fixing of storage elements on such supports
Landscapes
- Engineering & Computer Science (AREA)
- Multimedia (AREA)
- Static Random-Access Memory (AREA)
- Information Transfer Systems (AREA)
- Data Exchanges In Wide-Area Networks (AREA)
- Dram (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US13/314,079 US8611175B2 (en) | 2011-12-07 | 2011-12-07 | Contention-free memory arrangement |
| PCT/US2012/058039 WO2013085606A2 (en) | 2011-12-07 | 2012-09-28 | Contention-free memory arrangement |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| IN2014CN04171A true IN2014CN04171A (cg-RX-API-DMAC7.html) | 2015-07-17 |
Family
ID=47172872
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| IN4171CHN2014 IN2014CN04171A (cg-RX-API-DMAC7.html) | 2011-12-07 | 2012-09-28 |
Country Status (7)
| Country | Link |
|---|---|
| US (1) | US8611175B2 (cg-RX-API-DMAC7.html) |
| EP (1) | EP2788983B1 (cg-RX-API-DMAC7.html) |
| JP (1) | JP5947397B2 (cg-RX-API-DMAC7.html) |
| KR (1) | KR101816970B1 (cg-RX-API-DMAC7.html) |
| CN (1) | CN104106115B (cg-RX-API-DMAC7.html) |
| IN (1) | IN2014CN04171A (cg-RX-API-DMAC7.html) |
| WO (1) | WO2013085606A2 (cg-RX-API-DMAC7.html) |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US8947931B1 (en) * | 2014-06-13 | 2015-02-03 | Sandisk Technologies Inc. | Memory module |
| US9864710B2 (en) * | 2015-03-30 | 2018-01-09 | EMC IP Holding Company LLC | Writing data to storage via a PCI express fabric having a fully-connected mesh topology |
| JP2018032141A (ja) * | 2016-08-23 | 2018-03-01 | 東芝メモリ株式会社 | 半導体装置 |
| US10141938B2 (en) * | 2016-09-21 | 2018-11-27 | Xilinx, Inc. | Stacked columnar integrated circuits |
| US10635331B2 (en) * | 2017-07-05 | 2020-04-28 | Western Digital Technologies, Inc. | Distribution of logical-to-physical address entries across bank groups |
| US10346093B1 (en) * | 2018-03-16 | 2019-07-09 | Xilinx, Inc. | Memory arrangement for tensor data |
| KR20210065195A (ko) * | 2018-10-23 | 2021-06-03 | 에트론 테크놀로지 아메리카 아이엔씨. | 버스 및 시스템 내부에서 사용하기 위한 슈퍼스칼라 메모리 ic |
| JP7563082B2 (ja) * | 2020-09-29 | 2024-10-08 | 富士フイルムビジネスイノベーション株式会社 | プログラマブル論理回路、情報処理装置、情報処理システム、及びプログラム |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS62145172A (ja) * | 1985-12-20 | 1987-06-29 | Fujitsu Ltd | 試験回路付入出力パツフア |
| JP2546901B2 (ja) * | 1989-12-05 | 1996-10-23 | 株式会社日立製作所 | 通信制御装置 |
| JPH0668022A (ja) * | 1992-08-18 | 1994-03-11 | Oki Electric Ind Co Ltd | ダイレクトメモリアクセス装置 |
| GB9618137D0 (en) * | 1996-08-30 | 1996-10-09 | Sgs Thomson Microelectronics | Improvements in or relating to an ATM switch |
| JP2000209172A (ja) * | 1999-01-14 | 2000-07-28 | Matsushita Electric Ind Co Ltd | 多重化装置及び多重化システム |
| KR100546331B1 (ko) * | 2003-06-03 | 2006-01-26 | 삼성전자주식회사 | 스택 뱅크들 마다 독립적으로 동작하는 멀티 포트 메모리장치 |
| DE102004038211A1 (de) * | 2004-08-05 | 2006-03-16 | Robert Bosch Gmbh | Botschaftsverwalter und Verfahren zur Steuerung des Zugriffs auf Daten eines Botschaftsspeichers eines Kommunikationsbausteins |
| KR100655081B1 (ko) | 2005-12-22 | 2006-12-08 | 삼성전자주식회사 | 가변적 액세스 경로를 가지는 멀티 포트 반도체 메모리장치 및 그에 따른 방법 |
| US8861300B2 (en) * | 2009-06-30 | 2014-10-14 | Infinera Corporation | Non-blocking multi-port memory formed from smaller multi-port memories |
| US8547774B2 (en) * | 2010-01-29 | 2013-10-01 | Mosys, Inc. | Hierarchical multi-bank multi-port memory organization |
-
2011
- 2011-12-07 US US13/314,079 patent/US8611175B2/en active Active
-
2012
- 2012-09-28 IN IN4171CHN2014 patent/IN2014CN04171A/en unknown
- 2012-09-28 JP JP2014545893A patent/JP5947397B2/ja active Active
- 2012-09-28 EP EP12784372.0A patent/EP2788983B1/en active Active
- 2012-09-28 WO PCT/US2012/058039 patent/WO2013085606A2/en not_active Ceased
- 2012-09-28 KR KR1020147017494A patent/KR101816970B1/ko active Active
- 2012-09-28 CN CN201280069104.7A patent/CN104106115B/zh active Active
Also Published As
| Publication number | Publication date |
|---|---|
| CN104106115A (zh) | 2014-10-15 |
| WO2013085606A3 (en) | 2014-08-14 |
| KR101816970B1 (ko) | 2018-01-09 |
| JP2015506025A (ja) | 2015-02-26 |
| EP2788983A2 (en) | 2014-10-15 |
| JP5947397B2 (ja) | 2016-07-06 |
| KR20140102718A (ko) | 2014-08-22 |
| US20130148450A1 (en) | 2013-06-13 |
| EP2788983B1 (en) | 2016-04-06 |
| US8611175B2 (en) | 2013-12-17 |
| WO2013085606A2 (en) | 2013-06-13 |
| CN104106115B (zh) | 2017-03-22 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| IN2014CN04171A (cg-RX-API-DMAC7.html) | ||
| MY156094A (en) | Reference signal design for lte advanced | |
| WO2014167292A3 (en) | Memory with local-/global bit line architecture and additional capacitance for global bit line discharge in reading | |
| IN2012DN00933A (cg-RX-API-DMAC7.html) | ||
| GB201313632D0 (en) | Intelligent patching systems and methods using phantom mode control signals and related communications connectors | |
| WO2010101609A3 (en) | Memory block management | |
| EP3614273A3 (en) | Multiprocessor system with improved secondary interconnection network | |
| WO2011126775A3 (en) | Data center using wireless communication | |
| EA201690691A1 (ru) | Конструктор из тетракаидекаэдров | |
| GB2513034A (en) | Polymer comprising an unsymmetric diarylaminofluoren unit | |
| WO2014080872A3 (ja) | 再構成可能な半導体装置の論理構成方法 | |
| WO2011051655A3 (en) | A data centre | |
| WO2015036884A3 (en) | Graph-based navigation using lighting effects | |
| WO2015041809A3 (en) | Small molecule cellular reprogramming to generate neuronal cells | |
| GB2494361A (en) | Magnetic random access memory device and method for producing a magnetic random access memory device | |
| WO2015017253A3 (en) | Mask-programmed read only memory with enhanced security | |
| GB2493654A (en) | Storing data in any of a plurality of buffers in a memory controller | |
| WO2010093657A3 (en) | Microcontroller with linear memory in a banked memory | |
| EP4396340A4 (en) | RNA-GUIDED GENOME RECOMBINATION AT THE KILOBASE SCALE | |
| MX2016013380A (es) | Sistema de paneles de carga. | |
| WO2010126658A3 (en) | Multi-port memory devices and methods | |
| ES2523806A1 (es) | Centro de procesamiento de datos modular | |
| WO2011107177A3 (de) | Aufbewahrungsvorrichtung für den aussenbereich | |
| BR112015009067A2 (pt) | dispositivos de memória com células de memória de acesso aleatório magnética (mram) e estruturas associadas para conectar as células de mram | |
| EP4191511C0 (en) | CASINO ITEM MANAGEMENT SYSTEM |