CN104052439B - 接收器电路、半导体集成电路和测试方法 - Google Patents

接收器电路、半导体集成电路和测试方法 Download PDF

Info

Publication number
CN104052439B
CN104052439B CN201410076418.0A CN201410076418A CN104052439B CN 104052439 B CN104052439 B CN 104052439B CN 201410076418 A CN201410076418 A CN 201410076418A CN 104052439 B CN104052439 B CN 104052439B
Authority
CN
China
Prior art keywords
shake
unit
circuit
test pattern
frequency
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201410076418.0A
Other languages
English (en)
Chinese (zh)
Other versions
CN104052439A (zh
Inventor
小野寺充
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Socionext Inc
Original Assignee
Socionext Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Socionext Inc filed Critical Socionext Inc
Publication of CN104052439A publication Critical patent/CN104052439A/zh
Application granted granted Critical
Publication of CN104052439B publication Critical patent/CN104052439B/zh
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/31708—Analysis of signal quality
    • G01R31/31709—Jitter measurements; Jitter generators
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L1/00—Arrangements for detecting or preventing errors in the information received
    • H04L1/20—Arrangements for detecting or preventing errors in the information received using signal quality detector
    • H04L1/205—Arrangements for detecting or preventing errors in the information received using signal quality detector jitter monitoring

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
CN201410076418.0A 2013-03-13 2014-03-04 接收器电路、半导体集成电路和测试方法 Expired - Fee Related CN104052439B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2013-049807 2013-03-13
JP2013049807A JP2014174131A (ja) 2013-03-13 2013-03-13 受信回路、半導体集積回路及び試験方法

Publications (2)

Publication Number Publication Date
CN104052439A CN104052439A (zh) 2014-09-17
CN104052439B true CN104052439B (zh) 2017-06-27

Family

ID=51504872

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201410076418.0A Expired - Fee Related CN104052439B (zh) 2013-03-13 2014-03-04 接收器电路、半导体集成电路和测试方法

Country Status (3)

Country Link
US (1) US9255966B2 (enExample)
JP (1) JP2014174131A (enExample)
CN (1) CN104052439B (enExample)

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20170008077A (ko) * 2015-07-13 2017-01-23 에스케이하이닉스 주식회사 고속 통신을 위한 인터페이스 회로 및 이를 포함하는 시스템
US9922248B2 (en) * 2015-09-25 2018-03-20 Intel Corporation Asynchronous on-die eye scope
KR102583236B1 (ko) 2016-06-30 2023-09-27 삼성전자주식회사 Prbs 패턴을 이용한 클럭 데이터 복원 회로, 그리고 그것의 동작 방법
US10014899B2 (en) * 2016-07-15 2018-07-03 Texas Instruments Incorporated System and method for built-in self-test of electronic circuits
WO2018165976A1 (en) * 2017-03-17 2018-09-20 Photonic Technologies (Shanghai) Co., Ltd. Method and apparatus for built-in self-test
JP6839359B2 (ja) 2017-04-28 2021-03-10 富士通株式会社 ジッタ測定回路
JP7009984B2 (ja) * 2017-12-27 2022-01-26 学校法人東京理科大学 ノイズ除去フィルタ装置及びノイズ除去方法
US10373671B1 (en) * 2018-04-09 2019-08-06 Micron Technology, Inc. Techniques for clock signal jitter generation
KR102833443B1 (ko) 2021-09-13 2025-07-10 삼성전자주식회사 패턴 생성기 및 이를 포함하는 내장 자체 시험 장치
TWI806539B (zh) * 2022-04-08 2023-06-21 瑞昱半導體股份有限公司 測試系統以及測試方法
CN116248542B (zh) * 2023-05-12 2023-08-08 芯耀辉科技有限公司 一种用于数字通信中抖动容限测试的装置、方法及系统

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5835501A (en) * 1996-03-04 1998-11-10 Pmc-Sierra Ltd. Built-in test scheme for a jitter tolerance test of a clock and data recovery unit
JP2002014164A (ja) * 2000-06-30 2002-01-18 Mitsubishi Electric Corp レーダ装置
JP2003207544A (ja) 2002-01-15 2003-07-25 Mitsubishi Electric Corp Ｉｃ内蔵発振回路のテスト装置
US7171601B2 (en) * 2003-08-21 2007-01-30 Credence Systems Corporation Programmable jitter generator
JP2005098981A (ja) 2003-08-27 2005-04-14 Nec Corp 半導体集積回路装置、測定結果管理システム、及び管理サーバ
JP3892847B2 (ja) 2003-12-03 2007-03-14 株式会社東芝 半導体集積回路及び半導体集積回路のテスト方法
US7135904B1 (en) * 2004-01-12 2006-11-14 Marvell Semiconductor Israel Ltd. Jitter producing circuitry and methods
JP2005233933A (ja) * 2004-01-19 2005-09-02 Nec Electronics Corp 組合せ試験方法及び試験装置
JP2005311564A (ja) 2004-04-20 2005-11-04 Advantest Corp ジッタ発生回路
JP2008228083A (ja) * 2007-03-14 2008-09-25 Toshiba Corp 半導体集積回路
US8289032B2 (en) * 2007-03-20 2012-10-16 Rambus Inc. Integrated circuit having receiver jitter tolerance (“JTOL”) measurement
JP2011254122A (ja) * 2009-03-23 2011-12-15 Nec Corp 回路、制御システム、制御方法及びプログラム
JP5256094B2 (ja) * 2009-03-30 2013-08-07 アンリツ株式会社 ジッタ測定装置

Also Published As

Publication number Publication date
CN104052439A (zh) 2014-09-17
JP2014174131A (ja) 2014-09-22
US20140269872A1 (en) 2014-09-18
US9255966B2 (en) 2016-02-09

Similar Documents

Publication Publication Date Title
CN104052439B (zh) 接收器电路、半导体集成电路和测试方法
KR101933723B1 (ko) 프로그램가능 프로토콜 발생기
US9633748B2 (en) Multi-channel testing
JP2023529493A (ja) 循環ループ画像を用いた信号の分離及び分類のためのシステム及び方法
JP2012053069A (ja) スマートカードおよび識別装置のための検出システム
JP2013507610A5 (enExample)
EP1908205B1 (en) Testing method and apparatus for a transmission and reception system
US7574632B2 (en) Strobe technique for time stamping a digital signal
US8081723B1 (en) Serial data signal eye width estimator methods and apparatus
JP5235196B2 (ja) 試験装置および試験方法
TW201443462A (zh) 核心的全域低功率擷取方法
JP5074300B2 (ja) 半導体装置
US20150301109A1 (en) Synchronous Sampling of Internal State for Investigation of Digital Systems
CN106205735A (zh) 嵌入式芯片测试方法及系统
US7573957B2 (en) Strobe technique for recovering a clock in a digital signal
TW200902990A (en) Demodulating apparatus, test apparatus, and electronic device
JP4907663B2 (ja) デジタル信号においてクロックを再生するストローブ技法
CN102439465B (zh) 一种信号时序的测试方法及装置
Meixner et al. External loopback testing experiences with high speed serial interfaces
JP2013140549A (ja) 半導体試験装置、半導体試験方法及びそのプログラム
TW200839506A (en) Quantized data-dependent jitter injection using discrete samples
KR101384581B1 (ko) 메모리 저장 유닛의 통신 제어 장치
Qin et al. An ATE Solution for High Resolution ADC/DAC
CN120870824A (zh) 一种低带宽测试设备的高频信号测试方法
Hafed et al. A high-throughput 5 Gbps timing and jitter test module featuring localized processing

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
ASS Succession or assignment of patent right

Owner name: SUOSI FUTURE CO., LTD.

Free format text: FORMER OWNER: FUJITSU SEMICONDUCTOR CO., LTD.

Effective date: 20150513

C41 Transfer of patent application or patent right or utility model
TA01 Transfer of patent application right

Effective date of registration: 20150513

Address after: Kanagawa

Applicant after: SOCIONEXT Inc.

Address before: Yokohama City, Kanagawa Prefecture, Japan

Applicant before: FUJITSU MICROELECTRONICS Ltd.

GR01 Patent grant
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20170627