CN103984263A - Universal DSP module compatible with ISA bus interface and PCI bus interface and configuration method - Google Patents
Universal DSP module compatible with ISA bus interface and PCI bus interface and configuration method Download PDFInfo
- Publication number
- CN103984263A CN103984263A CN201410201522.8A CN201410201522A CN103984263A CN 103984263 A CN103984263 A CN 103984263A CN 201410201522 A CN201410201522 A CN 201410201522A CN 103984263 A CN103984263 A CN 103984263A
- Authority
- CN
- China
- Prior art keywords
- interface
- dsp
- pci
- isa
- bus
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Abstract
The invention provides a universal DSP module compatible with an ISA bus interface and a PCI bus interface. The universal DSP module comprises a DSP chip, a DSP chip expanded SDRAM, a crystal oscillator, a switching power supply and a CPLD. Locating holes are formed in the corners of a printed board, and connectors are arranged on the two sides of the printed board. An integrated circuit is placed on the front surface of the printed board, the back surface of the printed board is grounded and coated with copper, and only a filtering and decoupling capacitor is placed on the back surface of the printed board. A plurality of ground leads are evenly arranged in the middle of signal lines of the connectors, and the locating holes are grounded. The universal DSP module is compatible with the ISA bus interface and the PCI bus interface and good in universality, and can lower the risk of redevelopment of the DSP module and reduce the debugging workload. The DSP module is separated from a function board and connected with the function board through high-density pins, and therefore the DSP module causes less electromagnetic interference with the function board. Due to the fact that the DSP module is separated from the function board, the reliability of each printed board is improved and the maintenance complexity is lowered.
Description
Technical field
The present invention relates to digital control field, the particularly general dsp module of a kind of compatible ISA, pci bus interface, also relates to the collocation method of the general dsp module of a kind of compatible ISA, pci bus interface.
Background technology
Because CPU has graphics display capability at a high speed, abundant data-interface, DSP has powerful data operation function, therefore in multiple microwave, Psophometer, all adopt CPU+DSP framework, DSP is one or more, completed the computing of data by DSP, and operation result is delivered to CPU show.
In high-performance desk-top instrument, CPU adopts PCI (peripheral element extension interface) interface at a high speed more, and in miniaturization instrument, CPU adopts the simple ISA of interface mode (industrial standard architectures) interface more.
In current conceptual design, the method for more employing is the part using DSP as feature board, and the functional units such as DSP, A/D converter, mimic channel are designed in a printed board, and DSP is as the digital processing part of feature board.In the time of the printed board of design difference in functionality, all need to redesign DSP and accessory circuit, need to again carry out the work such as fabric swatch, drawing and debugging to DSP partial circuit.
The part of prior art using DSP as feature board designs, and exists following shortcoming:
(1) feature board of every design, all needs DSP and accessory circuit thereof to repaint, and because DSP is highdensity BGA encapsulation, any one mistake all may cause DSP to move, thereby has larger design risk;
(2) newly design a feature board with DSP, all need DSP to debug, particularly adopt HPI interface mode to download circuit and the sequential more complicated of DSP program, and debug i/f circuit and sequential can spend longer time and larger energy;
(3) DSP is high-speed digital circuit, has the very electromagnetic radiation of high frequency, and DSP and mimic channel are placed in to same printed board, is easy to mimic channel to cause electromagnetic interference (EMI);
(4) with respect to a printed board, DSP and accessory circuit thereof can increase the complexity of printed board, thereby can reduce the reliability of printed board, increase maintenance complexity.
Summary of the invention
For addressing the above problem, the present invention proposes general dsp module and the collocation method of a kind of compatible isa bus interface, pci bus interface, and the general dsp module of the present invention's design, can communicate by letter with CPU by ISA interface, also can communicate by letter with CPU by pci interface, there is good compatibility.
Technical scheme of the present invention is achieved in that
A general dsp module for compatible isa bus interface, pci bus interface, comprises dsp chip, dsp chip expansion SDRAM, crystal oscillator, Switching Power Supply and CPLD; The corner of printed board arranges pilot hole, and the both sides of printed board arrange connector; Integrated circuit is placed in the front of printed board, and back side ground connection is covered copper and only placed filtering and decoupling capacitor; In the middle of the signal wire of described connector, be evenly arranged multiple ground wires, described pilot hole ground connection;
Multiplexing data bus signal, address bus signal, read-write enable signal, the look-at-me of ISA and pci interface accesses CPLD by the first connector, wherein, directly be connected with CPU with the bus of ISA interface, the bus of pci interface is connected with pci bus control accelerator;
The HPI interface access CPLD of dsp chip, CPLD is pci interface and HPI interface bridge joint, or by the bridge joint of ISA interface and HPI interface;
The jtag interface of dsp chip and the jtag interface of CPLD are received feature board by the first connector, and EMIF interface, iic bus interface, GPIO interface, McBSP interface and the interrupt interface of dsp chip are linked into feature board by the second connector.
Alternatively, all welding resistances of all via holes of described printed board pros and cons.
The present invention also provides a kind of general dsp block configuration method of compatible isa bus interface, pci bus interface, comprises the following steps:
ISA and multiplexing data bus signal, address bus signal, read-write enable signal, the look-at-me of pci interface are accessed to CPLD by the first connector, wherein, directly be connected with CPU with the bus of ISA interface, the bus of pci interface is connected with pci bus control accelerator;
The HPI interface access CPLD of dsp chip, CPLD is pci interface and HPI interface bridge joint, or by the bridge joint of ISA interface and HPI interface;
The jtag interface of dsp chip and the jtag interface of CPLD are received feature board by the first connector, and EMIF interface, iic bus interface, GPIO interface, McBSP interface and the interrupt interface of dsp chip are linked into feature board by the second connector.
Alternatively, for ISA interface and pci interface, select corresponding bridge joint program, download to CPLD inside by jtag interface, by PCI and ISA and HPI interface bridge joint.
Alternatively, the concrete configuration of DSP is comprised:
Configuration phaselocked loop control register, configuration DSP internal clocking, is configured to 300MHz by internal clocking;
Configuration extension storage interface, is configured to sdram interface by space outerpace CE0 section, and access rate is 100MHz;
Space outerpace CE1～CE3 section is configured to asynchronous interface;
Configuration timer interrupts and hardware interrupts;
GP configuring IO interface;
Configuration McBSP interface.
Alternatively, in CCS, complete the configuration of dsp software, generate the file of expansion " .out " by name, and by " .out " file generated binary code " .bin " file, the information that this binary file comprises comprises: the binary code that file generates at start address, file size and the contents of program of DSP; CPU, by this binary file, by the bridge interface of PCI or ISA and HPI, is written to dsp chip inside, after having write, write 2 to the control register HPIC of HPI, start dsp chip, dsp chip, according to above-mentioned configuration operation, completes the initial configuration of DSP module.
Alternatively, complete after the initial configuration of dsp chip, dsp chip function program is write in the internal storage or outside SDRAM of dsp chip by HPI interface, and write 2 to the control register HPIC of HPI, start the function program of dsp chip.
The invention has the beneficial effects as follows:
(1) the compatible ISA of this module and pci interface, have reasonable versatility, can lower the risk of again developing DSP module, reduces the workload of debugging;
(2) DSP module and feature board are separated, connect by high-density contact pin, can reduce the electromagnetic interference (EMI) of DSP module to feature board;
(3) DSP module and functional module are separated, reduced the complexity of circuit board, strengthened the reliability of each piece printed board, reduce maintenance complexity.
Brief description of the drawings
In order to be illustrated more clearly in the embodiment of the present invention or technical scheme of the prior art, to the accompanying drawing of required use in embodiment or description of the Prior Art be briefly described below, apparently, accompanying drawing in the following describes is only some embodiments of the present invention, for those of ordinary skill in the art, do not paying under the prerequisite of creative work, can also obtain according to these accompanying drawings other accompanying drawing.
Fig. 1 is the structural representation of an embodiment of printed board of DSP module of the present invention;
Fig. 2 is the hardware circuit diagram of DSP module of the present invention.
Embodiment
Below in conjunction with the accompanying drawing in the embodiment of the present invention, the technical scheme in the embodiment of the present invention is clearly and completely described, obviously, described embodiment is only the present invention's part embodiment, instead of whole embodiment.Based on the embodiment in the present invention, those of ordinary skill in the art, not making the every other embodiment obtaining under creative work prerequisite, belong to the scope of protection of the invention.
The present invention is in order to be reduced in the technical risk that designs DSP existence in feature board, reduce debug time and energy, reduce the electromagnetic interference (EMI) to mimic channel, reduce maintenance complicated, DSP and accessory circuit are placed in to an independently printed board, as DSP module independently.
This DSP module, as a part for feature board, by highdensity connector, is fixed on DSP module on feature board, and defines hardware circuit and the software configurator of DSP and CPU communication interface.In the time of the new feature board of exploitation, can directly apply this DSP module and corresponding interface circuit and software program, without DSP is debugged, can greatly improve the efficiency of designing and developing.
An embodiment who Figure 1 shows that the PCB layout of DSP module of the present invention, its area is 80mm × 55mm, 4 circular ports is set as pilot hole 13 on angle, DSP module can be fixed on feature board; Printed board both sides arrange connector 11,12, and connector 11,12 is the double socket of high density of 100 pin, 0.8 millimeter of spacing, is connected together with the double contact pin on feature board; Dsp chip 21 of the present invention, its model is TMS320C6713, is a 32 float-point DSP, frequency of operation is 300MHz; Dsp chip expansion SDRAM22 (dynamic storage), its capacity is 512M byte; The frequency of crystal oscillator 23 is 50MHz, for dsp chip 21 provides clock; Switching Power Supply 24, the power supply of generation+1.26V, for dsp chip provides kernel working power; The port voltage of dsp chip is+3.3V; CPLD25 (CPLD) is 144 pin, for the communication connection of the HPI interface of PCI, ISA interface and dsp chip 21.
There is lower electromagnetic radiation in order to ensure DSP module of the present invention, not mimic channel on interference function plate, this DSP module printed board back side large area ground connection is covered copper, and the printed board back side do not place integrated circuit, only puts filtering and decoupling capacitor; In the middle of the signal wire of connector 11,12, be evenly arranged as far as possible many ground wires; Four pilot hole 13 ground connection.Because printed board device density of the present invention is very high, short circuit in order preventing from welding when, by all welding resistances of all via holes of pros and cons.
The hardware circuit of DSP module of the present invention as shown in Figure 2.CPU communicates by letter with dsp chip 21, what adopt is the HPI interface of dsp chip, and HPI interface is a set of stand-alone interface of dsp chip, by HPI interface, can directly access the internal storage of dsp chip, in the situation that not affecting the normal work of dsp chip, realize the transmission of data.HPI interface comprises 16 bit data bus HI), HPI operating control signal, host waits signal HRDY etc.
By connector 11, data bus signal, address bus signal, read-write enable signal, look-at-me etc. being linked into CPLD, is the multiplexing signal of ISA and pci interface.Wherein directly be connected with CPU with the bus of ISA interface, the bus of pci interface is to be connected with pci bus control accelerator, and for example pci bus control accelerator is selected PCI9054.
CPLD25 has realized the bridge joint of pci interface and HPI interface, or the bridge joint of ISA interface and HPI interface.The signal access CPLD25 such as the data bus of ISA and pci interface, address bus, read-write enable, interruption, HPI interface signal (data bus HD, HPI interface control signal, host waits signal HRDY, DSP reset signal etc.) the access CPLD25 of dsp chip 21.By the CPLD developing instrument quartus II of Altera, for ISA interface and pci interface, configure respectively corresponding bridge joint program, realize the bridge joint of PCI and ISA and HPI interface.In application, according to the difference of cpu i/f, select corresponding bridge joint program, download to CPLD25 inside by jtag interface.The jtag interface of CPLD25 is received in feature board by connector 11, need in feature board, weld the contact pin of 2 × 5.
The jtag interface of dsp chip 21 is received feature board by the first connector 11, need in feature board, weld the double contact pin of the 2.54mm spacing of 2 × 7, for the software debugging of DSP.
The various interface of dsp chip 21, for example: EMIF interface, iic bus interface, GPIO interface, McBSP and interruption etc., be linked into feature board by the second connector 12, on feature board, can be according to the actual requirements, by various buses control, the operation such as reading and writing data.
Complete the basic configuration of DSP module of the present invention by software, make DSP module after configuration completes, just can normally move.Software of the present invention completes in DSP develops software CCS, and generates the file of expansion " .out " by name, and this file comprises the concrete configuration of DSP:
Configuration PLL (phaselocked loop) control register, configuration DSP internal clocking, is configured to 300MHz by internal clocking;
Configuration EMIF (extension storage) interface, is configured to SDRAM (synchronous memories) interface by space outerpace CE0 section, and access rate is 100MHz;
Space outerpace CE1～CE3 section is configured to asynchronous interface;
Configuration timer interrupts and hardware interrupts;
GP configuring IO interface;
Configuration McBSP interface.
In CCS, complete the configuration of dsp software, generate the file of expansion " .out " by name, and by " .out " file generated binary code " .bin " file, the information that this binary file comprises comprises: the binary code that file generates at start address, file size and the contents of program of DSP.CPU, by this binary file, by the bridge interface of PCI or ISA and HPI, is written to dsp chip inside, after having write, write 2 to the control register HPIC of HPI, start dsp chip, dsp chip, according to above-mentioned configuration operation, completes the initial configuration of dsp chip.
Complete after the initial configuration of dsp chip, DSP module can normally be moved.Next step need to write concrete dsp chip function program in the internal storage or outside SDRAM of dsp chip by HPI interface, and writes 2 to the control register HPIC of HPI, starts the function program of dsp chip.
The compatible ISA of DSP module of the present invention and pci interface, have reasonable versatility, can lower the risk of again developing DSP module, reduces the workload of debugging; DSP module and feature board are separated, connect by high-density contact pin, can reduce the electromagnetic interference (EMI) of DSP module to feature board; DSP module and functional module are separated, reduced the complexity of circuit board, strengthened the reliability of each piece printed board, reduce maintenance complexity.
The foregoing is only preferred embodiment of the present invention, in order to limit the present invention, within the spirit and principles in the present invention not all, any amendment of doing, be equal to replacement, improvement etc., within all should being included in protection scope of the present invention.
Claims (7)
1. a general dsp module for compatible isa bus interface, pci bus interface, is characterized in that, comprises dsp chip, dsp chip expansion SDRAM, crystal oscillator, Switching Power Supply and CPLD; The corner of printed board arranges pilot hole, and the both sides of printed board arrange connector; Integrated circuit is placed in the front of printed board, and back side ground connection is covered copper and only placed filtering and decoupling capacitor; In the middle of the signal wire of described connector, be evenly arranged multiple ground wires, described pilot hole ground connection;
Multiplexing data bus signal, address bus signal, read-write enable signal, the look-at-me of ISA and pci interface accesses CPLD by the first connector, wherein, directly be connected with CPU with the bus of ISA interface, the bus of pci interface is connected with pci bus control accelerator;
The HPI interface access CPLD of dsp chip, CPLD is pci interface and HPI interface bridge joint, or by the bridge joint of ISA interface and HPI interface;
The jtag interface of dsp chip and the jtag interface of CPLD are received feature board by the first connector, and EMIF interface, iic bus interface, GPIO interface, McBSP interface and the interrupt interface of dsp chip are linked into feature board by the second connector.
2. the general dsp module of compatible isa bus interface as claimed in claim 1, pci bus interface, is characterized in that, all welding resistances of all via holes of described printed board pros and cons.
3. a general dsp block configuration method for compatible isa bus interface, pci bus interface, is characterized in that, comprises the following steps:
ISA and multiplexing data bus signal, address bus signal, read-write enable signal, the look-at-me of pci interface are accessed to CPLD by the first connector, wherein, directly be connected with CPU with the bus of ISA interface, the bus of pci interface is connected with pci bus control accelerator;
The HPI interface access CPLD of dsp chip, CPLD is pci interface and HPI interface bridge joint, or by the bridge joint of ISA interface and HPI interface;
The jtag interface of dsp chip and the jtag interface of CPLD are received feature board by the first connector, and EMIF interface, iic bus interface, GPIO interface, McBSP interface and the interrupt interface of dsp chip are linked into feature board by the second connector.
4. the general dsp block configuration method of compatible isa bus interface as claimed in claim 3, pci bus interface, it is characterized in that, for ISA interface and pci interface, select corresponding bridge joint program, download to CPLD inside by jtag interface, by PCI and ISA and HPI interface bridge joint.
5. the general dsp block configuration method of compatible isa bus interface as claimed in claim 3, pci bus interface, is characterized in that, the concrete configuration of DSP is comprised:
Configuration phaselocked loop control register, configuration DSP internal clocking, is configured to 300MHz by internal clocking;
Configuration extension storage interface, is configured to sdram interface by space outerpace CE0 section, and access rate is 100MHz;
Space outerpace CE1～CE3 section is configured to asynchronous interface;
Configuration timer interrupts and hardware interrupts;
GP configuring IO interface;
Configuration McBSP interface.
6. the general dsp block configuration method of compatible isa bus interface as claimed in claim 5, pci bus interface, it is characterized in that, in CCS, complete the configuration of dsp software, generate the file of expansion " .out " by name, and by " .out " file generated binary code " .bin " file, the information that this binary file comprises comprises: the binary code that file generates at start address, file size and the contents of program of DSP; CPU, by this binary file, by the bridge interface of PCI or ISA and HPI, is written to dsp chip inside, after having write, write 2 to the control register HPIC of HPI, start dsp chip, dsp chip, according to above-mentioned configuration operation, completes the initial configuration of dsp chip.
7. the general dsp block configuration method of compatible isa bus interface as claimed in claim 6, pci bus interface, it is characterized in that, complete after the initial configuration of dsp chip, dsp chip function program is write by HPI interface in the internal storage or outside SDRAM of dsp chip, and write 2 to the control register HPIC of HPI, start the function program of dsp chip.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410201522.8A CN103984263B (en) | 2014-05-07 | 2014-05-07 | A kind of compatible ISA, the general dsp module of pci bus interface and collocation method |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201410201522.8A CN103984263B (en) | 2014-05-07 | 2014-05-07 | A kind of compatible ISA, the general dsp module of pci bus interface and collocation method |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN103984263A true CN103984263A (en) | 2014-08-13 |
| CN103984263B CN103984263B (en) | 2016-09-07 |
Family
ID=51276282
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201410201522.8A Expired - Fee Related CN103984263B (en) | 2014-05-07 | 2014-05-07 | A kind of compatible ISA, the general dsp module of pci bus interface and collocation method |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103984263B (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104657297A (en) * | 2015-02-03 | 2015-05-27 | 杭州士兰控股有限公司 | Computing equipment expanding system and expanding method |
| CN106569022A (en) * | 2016-11-15 | 2017-04-19 | 中国电子科技集团公司第四十研究所 | Low-power-consumption hand-held microwave power meter |
Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN2510902Y (en) * | 2001-06-04 | 2002-09-11 | 刘宗明 | Computer main board failure diagnosis card |
| CN2795941Y (en) * | 2005-03-16 | 2006-07-12 | 张维 | ISA-PCI bus interface conversion board card device |
| CN201072511Y (en) * | 2007-02-27 | 2008-06-11 | 上海华北科技有限公司 | Industrial mainboard for supporting PCI-E based on PICMG1.0 |
| CN201126571Y (en) * | 2007-11-07 | 2008-10-01 | 西安大唐电信有限公司 | PC104+ embedded computer system based on PowerQUICC processor |
| CN201383075Y (en) * | 2008-12-01 | 2010-01-13 | 北京华力创通科技股份有限公司 | PC104-plus controller based on PowerPC processor |
| CN203338347U (en) * | 2013-06-06 | 2013-12-11 | 湖北师范学院 | Interface circuit for computer main board failure detection device |
-
2014
- 2014-05-07 CN CN201410201522.8A patent/CN103984263B/en not_active Expired - Fee Related
Patent Citations (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN2510902Y (en) * | 2001-06-04 | 2002-09-11 | 刘宗明 | Computer main board failure diagnosis card |
| CN2795941Y (en) * | 2005-03-16 | 2006-07-12 | 张维 | ISA-PCI bus interface conversion board card device |
| CN201072511Y (en) * | 2007-02-27 | 2008-06-11 | 上海华北科技有限公司 | Industrial mainboard for supporting PCI-E based on PICMG1.0 |
| CN201126571Y (en) * | 2007-11-07 | 2008-10-01 | 西安大唐电信有限公司 | PC104+ embedded computer system based on PowerQUICC processor |
| CN201383075Y (en) * | 2008-12-01 | 2010-01-13 | 北京华力创通科技股份有限公司 | PC104-plus controller based on PowerPC processor |
| CN203338347U (en) * | 2013-06-06 | 2013-12-11 | 湖北师范学院 | Interface circuit for computer main board failure detection device |
Non-Patent Citations (1)
| Title |
|---|
| 金之宁: "基于CPLD的DSP数据采集系统", 《今日电子》 * |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104657297A (en) * | 2015-02-03 | 2015-05-27 | 杭州士兰控股有限公司 | Computing equipment expanding system and expanding method |
| CN104657297B (en) * | 2015-02-03 | 2018-02-09 | 杭州士兰控股有限公司 | Computing device extends system and extended method |
| CN106569022A (en) * | 2016-11-15 | 2017-04-19 | 中国电子科技集团公司第四十研究所 | Low-power-consumption hand-held microwave power meter |
Also Published As
| Publication number | Publication date |
|---|---|
| CN103984263B (en) | 2016-09-07 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7856546B2 (en) | Configurable processor module accelerator using a programmable logic device | |
| CN102520961B (en) | Off-chip online programmable SOC (system on a chip) and control method for same | |
| CN105446920A (en) | Loongson-based FPGA embedded computer and configuration method thereof | |
| CN103984263A (en) | Universal DSP module compatible with ISA bus interface and PCI bus interface and configuration method | |
| CN101187911A (en) | Debugging and downloading apparatus | |
| TWI465925B (en) | Computer system having ram slots with different specification | |
| CN105446937A (en) | Circuit board based on programmable chip and configuration method of circuit board | |
| CN204790996U (en) | CPU and FPGA combinatorial circuit of multiplex bus | |
| CN107329863B (en) | General hardware platform of measuring instrument based on COMe | |
| CN207503227U (en) | A kind of core board based on embedded system | |
| CN215117312U (en) | Real-time signal processing platform based on MPSOC | |
| CN111679995B (en) | Embedded management execution unit of space computer based on 1553B bus | |
| CN102855217A (en) | Universal core board of front-end computer and front-end computer with universal core board | |
| KR20040076708A (en) | The extensible verification board of system-on-chip with ARM core using field programmable gate arrays | |
| CN102446132B (en) | Method and device for performing board-level management by simulating local bus | |
| CN203849724U (en) | PCB based on programmable chip | |
| CN114167840A (en) | Wireless charging chip test system combined with peripheral MCU | |
| CN202736041U (en) | General core plate of front-end computer and front-end computer | |
| CN203149572U (en) | EDA comprehensive experimental platform based on FPGA chip | |
| CN213365300U (en) | Motion control card based on DSP | |
| CN201163404Y (en) | Communication interface based on FPGA | |
| CN210270654U (en) | System circuit board, electronic equipment and server | |
| CN205353855U (en) | Embedded computer main board | |
| CN105630120A (en) | Processor hardware configuration word loading method and device | |
| CN216848733U (en) | Novel embedded debugging equipment |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20190315 Address after: 266000 No. 98 Xiangjiang Road, Huangdao District, Qingdao City, Shandong Province Patentee after: China Electronics Technology Instrument and Meter Co., Ltd. Address before: 266555 No. 98 Xiangjiang Road, Qingdao economic and Technological Development Zone, Shandong Patentee before: The 41st Institute of CETC |
|
| TR01 | Transfer of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20160907 Termination date: 20210507 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |