CN201126571Y - PC104+ embedded computer system based on PowerQUICC processor - Google Patents

PC104+ embedded computer system based on PowerQUICC processor Download PDF

Info

Publication number
CN201126571Y
CN201126571Y CNU2007201263067U CN200720126306U CN201126571Y CN 201126571 Y CN201126571 Y CN 201126571Y CN U2007201263067 U CNU2007201263067 U CN U2007201263067U CN 200720126306 U CN200720126306 U CN 200720126306U CN 201126571 Y CN201126571 Y CN 201126571Y
Authority
CN
China
Prior art keywords
processor
module
interface
computer system
embedded computer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
CNU2007201263067U
Other languages
Chinese (zh)
Inventor
张晓龙
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Xian Datang Telecom Co Ltd
Original Assignee
Xian Datang Telecom Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Xian Datang Telecom Co Ltd filed Critical Xian Datang Telecom Co Ltd
Priority to CNU2007201263067U priority Critical patent/CN201126571Y/en
Application granted granted Critical
Publication of CN201126571Y publication Critical patent/CN201126571Y/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00Energy efficient computing, e.g. low power processors, power management or thermal management

Abstract

The utility model relates an embedded CPU module which is compatible for the industrial PC104+ standard, especially to a PC104+ embedded computer system based on the Power QUICC processor. The utility model comprises a processor and is characterized in that the computer system also comprises a reset module, a power module, a real-time clock module, a storing module, an Ethernet interface module, a HDLC controller module, a south bridge expanding module, an ISA and PCI bus interface module and a clock driving circuit. The system does not use a heat radiation blade or fan. The flexibility and compatibility for designing the application system are increased. The system is also provided with a programmable property and can satisfy the requirement of various variations in the application. The power consumption is optimized and the system according to the utility model has the advantages of high reliability, high performance, low power consumption, low cost, small volume and the like.

Description

PC104+ embedded computer system based on the PowerQUICC processor
Technical field
The utility model relates to a kind of embedded type CPU module of compatible Industrial PC 104+ standard, particularly based on the PC104+ embedded computer system of PowerQUICC processor.
Background technology
PC104 is a kind of industrial-controlled general line that defines for embedded Control specially.Well-known IEEE-P996 is PC and PC/AT industrial bus standard, IEEE association defines IEEE-P996.1 with PC104, illustrate that PC104 is exactly in fact a kind of IEEE-P996 of compact, its signal definition and PC/AT basically identical, but it is electric fully different with mechanical specification, be a kind of embedded control system that adopts small scale structures, stacking-type to connect, be used for fields such as Industry Control, mobile unit, Military Electronic Equipment, communication apparatus, Medical Instruments in a large number.
PC104 has two versions, and is 8 and 16, corresponding with PC and PC/AT respectively.PC104+ is then corresponding with pci bus, and in two versions of PC104 bus, 8 PC104 have 64 bus pin, single-row double contact pin and jack, and the P1:64 pin, the P2:40 pin adds up to 104 bus signals, and PC104 hence obtains one's name.PC104+ aims at the pci bus design, can connect the high speed external equipment.PC104PLUS passes through i.e. 120 spring hole scokets of a 3X40 on hardware, PC104PLUS has comprised all signals of 2.1 editions requirements of PCI standard.For backward compatible, PC104PLUS has kept all characteristics of PC104.
When embedding the PC104+ control module in the communication facilities, in most cases need to expand some communication special purpose interface and control chips, as hdlc controller etc. by ISA or pci bus.Existing universal PC 104 modules do not have the various types of communication special purpose interface; Simultaneously because the PowerQUICC series processors of Freescale company is used very extensive in the communications field, a large amount of application programs have been developed based on the PowerPC processor, adopt market existing universal PC 104+ module if embed in the equipment, owing to the difference of platform, also there is the problem of a program portable.
The utility model content
The purpose of this invention is to provide the PC104+ embedded computer system that a kind of suitable communication facilities embeds based on the PowerQUICC of Freescale company processor, design compatible IEEE-P996.1 standard, 32 PC104+ buses of standard expansion interface of one cover compatible with PCI local bus specification can be provided, and the Standard PC 104 bus expansion interfaces of the compatible isa bus standard of a cover, the reliability height, cost is low, volume is little.
For achieving the above object, the technical solution adopted in the utility model is:
A kind of PC104+ embedded computer system based on the PowerQUICC processor, its special feature is, comprises processor, also comprises reseting module, this reseting module is connected with processor provides system power-on reset and power-off reset function; Power module, itself and processor are connected to system's power supply; Real-time clock module, it is connected to it with processor provides temporal information; Memory module, itself and the processor system of being connected to provide storage space; Ethernet interface module, it comprises that the Ethernet chip and the respective socket that are connected with processor provide the external ethernet interface for system; The hdlc controller module realizes the hdlc controller function by two integrated on processor SCC controllers, and is connected to private jack by external drive circuit; The south bridge expansion module, comprise South Bridge chip and ide interface expanded circuit that is connected with this South Bridge chip and isa bus expanded circuit, this South Bridge chip and the processor system of being connected to provide the power management function of PCI-ISA bridging functionality, PCI-IDE function, USB Host/Hub function and enhancing; ISA and pci bus interface module, the isa bus controller of processor is connected to the PC104 socket by external drive circuit, and the pci bus controller of processor is connected to the PC104+ socket by external drive circuit; Clock driver circuit, it is connected so that clock signal to be provided with memory module with processor respectively.
Also comprise all the other interface modules, the serial ports on the processor, SPI, I 2At least a in C and the USB interface is connected to special-purpose or self-defined common bus socket by driving circuit.
Wherein processor is the MPC8247 processor.
Wherein real-time clock module when MPC8247 provides, minute, second, calendar information, after system's power down, power by reserve battery.
Wherein memory module comprises that a slice 512KB starts FLASH, 16~32MB application program FLASH, the SDRAM of four 32MB capacity.
Wherein ethernet interface module is realized the mac controller function by two integrated on MPC8247 processor FCC controllers, is connected external ethernet PHY chip with the RMII interface by standard MII interface, and two 10M/100M self-adaptation Ethernet interfaces are provided.
Wherein the hdlc controller module realizes the hdlc controller function by two integrated on MPC8247 processor SCC controllers, is connected to private jack by external drive circuit.
Wherein South Bridge chip is Intel 82371AB/EB.
Wherein clock driver circuit is shaken by clock and produces the 66MHz clock of processor requirement, drives the back by special-purpose multipath clock chip for driving CDCVF2505 and produces the clock signal that memory module needs.
The utility model provides 32 PC104+ buses of standard expansion interface of a cover compatible with PCI local bus specification, and the Standard PC 104 bus expansion interfaces of the compatible isa bus standard of a cover, all support module storehouse; Also increased some special communication protocol interfaces,, can significantly reduce cost, the standard IDE interface is provided, can articulate the notebook hard disk as 64 road hdlc controllers etc.Native system does not use heat radiator and fan, improve the dirigibility and the compatibility of application system design, and possessed programmable features, can satisfy the requirement of various variations in the application, optimised power consumption has advantages such as high reliability, high-effect, low-power consumption, low cost, volume be little.
Description of drawings
Accompanying drawing 1 is a functional module structure block diagram of the present utility model;
Accompanying drawing 2 is a MPC8247 processor inner bay composition;
Accompanying drawing 3 is the connection diagram of 82317AB/EB and main control module.
Embodiment
The utility model is made up of two main functional blocks: MPC8247 minimum system and south bridge expansion module (IDE and ISA).Referring to accompanying drawing 1.
The MPC8247 minimum system includes MPC8247 processor, 16M Flash (extendible), 128M SDRAM (can reduce), two 10M/100M self-adaptation Ethernet interface expanded circuits, two RS232 serial port drive circuit, 64 road hdlc controller driving circuits, power module, real-time clock module and clock buffer module etc.;
The south bridge expansion module includes South Bridge chip (82371AB/EB of Intel Company), ide interface expanded circuit and isa bus expanded circuit etc.
Understand the utility model for clearer, technology contents of the present utility model is described in further detail below in conjunction with accompanying drawing.
(1), the MPC8247 functional processor is introduced
The inner concrete framework of MPC8247 processor is referring to accompanying drawing 2.
The MPC8247 processor is high performance PowerPC risc processor, is made up of processor cores G2_LE Core, system interface unit SIU, communication processor module CPM and intraconnection bus.
The Instructions Cache of the integrated 16KB of G2_LE Core core MPC603e and the metadata cache of 16KB have memory management unit MMU, Float Point Unit FPU, and general on-chip processor test interface COP etc., the core running frequency is 266-400MHz.
G2_LE Core core power consumption is very low, and bus frequency is 100MHz, and when the core running frequency was 400MHz, maximum power dissipation was 1.5W.
The SIU module comprises Memory Controller (supporting polytype storer), Bus Interface Unit BIU (having 64 bit data bus and 32 bit address buses), 60x bus-pci bus bridge controller (being programmed for PCI primary controller or slave unit), clock timer, jtag controller interface and other systemic-function.
The CPM Communications Processor Module comprises one 32 RISC controller (the independent existence do not influence the performance of G2_LE Core), with two-port RAM and the dma controller interface of G2_LE Core by 16KB, has the optimization instruction set, is fit to communication device interface control.CPM also has dual serial DMA passage SDMA; Two full duplex serial Fast Communications Controller FCC (supporting the ATM agreement, 10/100M Ethernet protocol, HDLC agreement and clear transport protocol); Three full duplex serial communication controller SCC (supporting IEEE802.3/Ethernet agreement, HDLC agreement, UART agreement and clear transport protocol etc.); Two full duplex Serial Management Controller SMC (supporting UART agreement and clear transport protocol); A USB controller; A Serial Peripheral Interface (SPI) controller SPI and an I2C bus controller.
(2), reseting module.Comprise following function: electrification reset: can correctly start when safeguards system powers up.Power-off reset:, produce reset signal system is resetted when power-fail or voltage drop to a certain magnitude of voltage when following.Specifically realize by MAX811S.
(3), power module.By socket introducing+5V power supply, input voltage should be between 4.75V~5.25V, and the single module input current is not less than 2A.By MAX1623 realization+5V to+3.3V conversion; By MAX1793 realization+5V to+1.5V conversion.
(4), real-time clock module.Basic function be when MPC8247 provides, minute, second, calendar equal time information, after system's power down by sheet in or the power supply of the reserve battery sheet outside, the operation of continuation retention tab internal clock.Use the built-in real-time clock of South Bridge chip to realize.
(5), memory module.Comprise that a slice 512KB starts FLASH, 16~32MB application program FLASH, the SDRAM of four 32MB capacity (can reduce).
(6), ethernet interface module.Realize the mac controller function by two integrated on MPC8247 processor FCC controllers, be connected external ethernet PHY chip with the RMII interface, two 10M/100M self-adaptation Ethernet interfaces are provided by standard MII interface.
(7), hdlc controller module.Realize the hdlc controller function by two integrated on MPC8247 processor SCC controllers, be connected to private jack on the plate by external drive circuit.
(8), all the other interface modules.All the other interfaces on the MPC8247 processor such as serial ports, SPI, I 2C, USB etc. are connected to special-purpose or self-defined common bus socket by driving circuit, and the user can select to use voluntarily.
(9), South Bridge chip 82371AB/EB function introduction
82317AB/EB is a multi-functional PCI equipment.Realized following function: PCI-ISA bridging functionality, PCI-IDE function, the power management function of USB Host/Hub function and enhancing.
When as the PCI-ISA bridge controller, support 33MHz PCI Rev 2.1 Specification local bus specifications, realized global function isa bus interface, simultaneously chip integration has become 2 82C37DMA controllers, two 82C59 interruptable controllers, 82C54 timer/counter and and real-time clock.The inner integrated IDE controller of 82317AB/EB can provide two ide interfaces, support four independently IDE equipment be operated in the bus master controller pattern simultaneously.The highest support PIO Mode4 mode of operation, maximum transmission rate is 14MB/s; Support Ultra DMA33 synchronous DMA pattern, maximum transmission rate is 33MB/s.
Ide interface is connected to IDE socket on the plate by external drive circuit, can articulate the notebook hard disk.
The connection diagram of 82317AB/EB and main control module is referring to accompanying drawing 3.
(10), ISA and pci bus interface module.Isa bus is connected to PC104 socket on the plate by external drive circuit; Pci bus is connected to PC104+ socket on the plate by external drive circuit.
(11), clock driver circuit.Being shaken by clock produces the 66MHz clock of primary processor requirement, drives the back by special-purpose multipath clock chip for driving CDCVF2505 and produces the clock signal that each storage chip needs.
Native system can provide the BSP based on Linux and vxworks operating system.The user can develop the application program of oneself on BSP.

Claims (7)

1. the PC104+ embedded computer system based on the PowerQUICC processor is characterized in that: comprise processor, also comprise
Reseting module, this reseting module are connected with processor provides system power-on reset and power-off reset function;
Power module, itself and processor are connected to system's power supply;
Real-time clock module, it is connected to it with processor provides temporal information;
Memory module, itself and the processor system of being connected to provide storage space;
Ethernet interface module, it comprises that the Ethernet chip and the respective socket that are connected with processor provide the external ethernet interface for system;
The hdlc controller module realizes the hdlc controller function by two integrated on processor SCC controllers, and is connected to private jack by external drive circuit;
The south bridge expansion module, comprise South Bridge chip and ide interface expanded circuit that is connected with this South Bridge chip and isa bus expanded circuit, this South Bridge chip and the processor system of being connected to provide the power management function of PCI-ISA bridging functionality, PCI-IDE function, USB Host/Hub function and enhancing;
ISA and pci bus interface module, the isa bus controller of processor is connected to the PC104 socket by external drive circuit, and the pci bus controller of processor is connected to the PC104+ socket by external drive circuit;
Clock driver circuit, it is connected so that clock signal to be provided with memory module with processor respectively.
2. the PC104+ embedded computer system based on the PowerQUICC processor as claimed in claim 1 is characterized in that: also comprise
All the other interface modules, the serial ports on the processor, SPI, I 2At least a in C and the USB interface is connected to special-purpose or self-defined common bus socket by driving circuit.
3. the PC104+ embedded computer system based on the PowerQUICC processor as claimed in claim 1 or 2 is characterized in that:
Wherein processor is the MPC8247 processor.
4. the PC104+ embedded computer system based on the PowerQUICC processor as claimed in claim 3 is characterized in that:
Wherein memory module comprises that a slice 512KB starts FLASH, 16~32MB application program FLASH, the SDRAM of four 32MB capacity.
5. the PC104+ embedded computer system based on the PowerQUICC processor as claimed in claim 3 is characterized in that:
Wherein ethernet interface module is realized the mac controller function by two integrated on MPC8247 processor FCC controllers, is connected external ethernet PHY chip with the RMII interface by standard MII interface, and two 10M/100M self-adaptation Ethernet interfaces are provided.
6. the PC104+ embedded computer system based on the PowerQUICC processor as claimed in claim 3 is characterized in that:
Wherein the hdlc controller module realizes the hdlc controller function by two integrated on MPC8247 processor SCC controllers, is connected to private jack by external drive circuit.
7. the PC104+ embedded computer system based on the PowerQUICC processor as claimed in claim 3 is characterized in that:
Wherein South Bridge chip is Intel 82371 AB/EB.
CNU2007201263067U 2007-11-07 2007-11-07 PC104+ embedded computer system based on PowerQUICC processor Expired - Lifetime CN201126571Y (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CNU2007201263067U CN201126571Y (en) 2007-11-07 2007-11-07 PC104+ embedded computer system based on PowerQUICC processor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CNU2007201263067U CN201126571Y (en) 2007-11-07 2007-11-07 PC104+ embedded computer system based on PowerQUICC processor

Publications (1)

Publication Number Publication Date
CN201126571Y true CN201126571Y (en) 2008-10-01

Family

ID=40000038

Family Applications (1)

Application Number Title Priority Date Filing Date
CNU2007201263067U Expired - Lifetime CN201126571Y (en) 2007-11-07 2007-11-07 PC104+ embedded computer system based on PowerQUICC processor

Country Status (1)

Country Link
CN (1) CN201126571Y (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103984263A (en) * 2014-05-07 2014-08-13 中国电子科技集团公司第四十一研究所 Universal DSP module compatible with ISA bus interface and PCI bus interface and configuration method
CN107390626A (en) * 2017-08-28 2017-11-24 上海斐讯数据通信技术有限公司 RPDU communication cards and distribution system based on Power PC Processor

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN103984263A (en) * 2014-05-07 2014-08-13 中国电子科技集团公司第四十一研究所 Universal DSP module compatible with ISA bus interface and PCI bus interface and configuration method
CN107390626A (en) * 2017-08-28 2017-11-24 上海斐讯数据通信技术有限公司 RPDU communication cards and distribution system based on Power PC Processor

Similar Documents

Publication Publication Date Title
US8782456B2 (en) Dynamic and idle power reduction sequence using recombinant clock and power gating
KR100560761B1 (en) Interface conversion system and interface conversion method
CN101000597A (en) IP kernel of embedded Java processor based on AMBA
CN103250144B (en) The system and method for radio communication is convenient to during the pre-boot phase of calculation element
CN101943941B (en) Information processing device and method for controlling power
CN102171667A (en) Solid-state disk with wireless functionality
GB2437102A (en) Volatile storage device and serial mixed storage system
CN103870429A (en) High-speed-signal processing board based on embedded GPU
KR20130050383A (en) Incorporating an independent logic block in a system-on-a-chip
CN103678187A (en) Micro-control unit and control method thereof
CN201126571Y (en) PC104+ embedded computer system based on PowerQUICC processor
CN107506321A (en) A kind of COMe_nano core boards based on Godson 2H chips
WO2013101433A1 (en) Active display processor sleep state
CN204423297U (en) A kind of SOC (system on a chip) in order to realize Systematical control and power management
US20090292849A1 (en) Adaptable pci express controller core
CN101573698A (en) Efficient power management techniques for computer systems
CN203720584U (en) Mini-size COM Express processor module based on ARM processor
CN201886314U (en) 32-bit embedded data acquisition device
CN206282173U (en) Mainboard based on FT 1500A chips of soaring
CN203658909U (en) USB3.0 FPGA development board
CN206133359U (en) Minimum system board based on does FT soar 1500A chip
CN203480375U (en) Core board
CN106445002A (en) Minimum system board and mainboard based on FT chip
CN201741079U (en) Special SOC (System on a Chip) chip for IPMI (Intelligent Platform Management Interface) integrating a plurality of IP cores
CN203433660U (en) Portable wireless meter reading system of USB (universal serial bus) interface based on CH371

Legal Events

Date Code Title Description
C14 Grant of patent or utility model
GR01 Patent grant
CX01 Expiry of patent term

Granted publication date: 20081001