CN103780373A - Classic chen chaotic system switching method and circuit with different fractional orders - Google Patents
Classic chen chaotic system switching method and circuit with different fractional orders Download PDFInfo
- Publication number
- CN103780373A CN103780373A CN201410063182.7A CN201410063182A CN103780373A CN 103780373 A CN103780373 A CN 103780373A CN 201410063182 A CN201410063182 A CN 201410063182A CN 103780373 A CN103780373 A CN 103780373A
- Authority
- CN
- China
- Prior art keywords
- pin
- operational amplifier
- resistance
- capacitor
- parallel
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L12/00—Data switching networks
- H04L12/64—Hybrid switching systems
- H04L12/6418—Hybrid transport
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Amplifiers (AREA)
- Control Of Amplification And Gain Control (AREA)
Abstract
The invention provides a classic chen chaotic system switching method and circuit with different fractional orders. An operational amplifier U1, an operational amplifier U2, a resistor and a capacitor are utilized for forming an inverting adder and an inverting integrator with different fractional orders. A multiplier U3 and a multiplier U4 are utilized for achieving multiplication, and an analog switch U5 is utilized for achieving selective output of analog signals. LF347Ds are adopted as the operational amplifier U1 and the operational amplifier U2. AD633JNs are adopted as the multiplier U3 and the multiplier U4, and an ADG888 is adopted as the analog switch U5. The operational amplifier U1 is connected with the multiplier U3, the multiplier U4 and the analog switch U5, the operational amplifier U2 is connected with the multiplier U3 and the analog switch U5, the multiplier U3 is connected with the operational amplifier U1, the multiplier U4 is connected with the operational amplifier U2, and the analog switch U5 is connected with the operational amplifier U1 and the operational amplifier U2. The novel chaotic system switching method and circuit provide a new thought for adding chaotic system switching types and facilitating application of the chaotic system to engineering practice.
Description
Technical field
The present invention relates to a chaos system and circuit and realize, particularly different classical chen chaos switched system method and the circuit of a kind of fractional-order.
Background technology
At present, the method of the switching chaos system that oneself has and main circuit to comprise different linear terms in chaos system or nonlinear terms between switching, and fractional order form based on these 2 kinds of switch modes, changing method and circuit about the chaotic systems with fractional order of different orders are not also suggested, the present invention proposes a kind of fractional-order different classical chen chaos switched system method and circuit, the present invention proposes New-type switching method and the circuit of a novel chaos system, the type that this switches increase chaos system and this chaos system are applied to engineering practice provides a kind of new approaches.
Summary of the invention
The technical problem to be solved in the present invention is to provide a kind of fractional-order different classical chen chaos switched system method and circuit, and the present invention adopts following technological means to realize goal of the invention:
1, the different classical chen chaos switched system method of fractional-order, is characterized in that being, comprises the following steps:
(1) equation of chen chaos system i is:
The equation of (2) 0.9 rank chen chaos system ii is:
The equation of (3) 0.1 rank chen chaos system iii is:
(4) structure switching function q=f (x), wherein the expression formula iv of f (x) is:
(5) constructing the different chen chaos switched system v of a kind of fractional-order by ii, iii and iv is:
(6) the chen chaos switched system v constructing analog Circuits System different according to fractional-order, utilize operational amplifier U1, operational amplifier U2 and resistance and electric capacity form the fractional order inverting integrator of anti-phase adder and different orders, utilize multiplier U3 and multiplier U4 to realize multiplying, utilize analog switch U5 to realize the selection output of analog signal, described operational amplifier U1 and operational amplifier U2 adopt LF347D, described multiplier U3 and multiplier U4 adopt AD633JN, described analog switch U5 adopts ADG888, described operational amplifier U1 connects multiplier U3, multiplier U4 and analog switch U5, described operational amplifier U2 connects multiplier U3 and analog switch U5, described multiplier U3 concatenation operation amplifier U1, described multiplier U4 concatenation operation amplifier U2, described analog switch U5 concatenation operation amplifier U1 and operational amplifier U2,
The 1st pin of described operational amplifier U1 joins by resistance R 3 and the 2nd pin of operational amplifier U1, join by resistance R 8 and the 6th pin of operational amplifier U1, the 3rd of operational amplifier U1, 5, 10, 12 pin ground connection, the 4th pin meets VCC, the 11st pin meets VEE, the 6th pin of operational amplifier U1 is in parallel by resistance R y11 and capacitor C y11's, connecting resistance Ry12 is in parallel with capacitor C y12's, again after connecting resistance Ry13 and capacitor C y13 in parallel, connect again the 7th pin of analog switch U5, in parallel by resistance R y21 and capacitor C y21, connecting resistance Ry22 is in parallel with capacitor C y22's, again after connecting resistance Ry23 and capacitor C y23 in parallel, connect again the 5th pin of analog switch U5, the 7th pin of operational amplifier U1 connects the 13rd pin of operational amplifier U1 by resistance R 2, connect the 2nd pin of operational amplifier U1 by resistance R 5, connect the 3rd pin of multiplier U4, the 8th pin of operational amplifier U1 connects the 9th pin of operational amplifier U1 by resistance R 6, connect the 6th pin of operational amplifier U1 by resistance R 4, connect the 2nd pin of operational amplifier U2, connect the 1st pin of multiplier U3, connect the 1st pin of multiplier U4, the 9th pin of operational amplifier U1 is in parallel by resistance R x11 and capacitor C x11's, connecting resistance Rx12 is in parallel with capacitor C x12's, again after connecting resistance Rx13 and capacitor C x13 in parallel, connect again the 2nd pin of analog switch U5, in parallel by resistance R x21 and capacitor C x21, connecting resistance Rx22 is in parallel with capacitor C x22's, again after connecting resistance Rx23 and capacitor C x23 in parallel, connect again the 4th pin of analog switch U5, the 14th pin of operational amplifier U1 connects the 13rd pin of operational amplifier U1 by resistance R 1, connect the 9th pin of operational amplifier U1 by resistance R 7,
The 6th of described operational amplifier U2, 7 pins are unsettled, the 3rd of described operational amplifier U2, 5, 10, 12 pin ground connection, the 4th pin meets VCC, the 11st pin meets VEE, the 1st pin of operational amplifier U2 is by the series connection ground connection of resistance R 14 and R15, meet the 8th of analog switch U5 by R14, 9 pins, the 8th pin of operational amplifier U2 connects the 9th pin of operational amplifier U2 by resistance R 12, connect the 3rd pin of multiplier U3, the 9th pin of operational amplifier U2 is in parallel by resistance R z11 and capacitor C z11's, connecting resistance Rz12 is in parallel with capacitor C z12's, again after connecting resistance Rz13 and capacitor C z13 in parallel, connect again the 10th pin of analog switch U5, in parallel by resistance R z21 and capacitor C z21, connecting resistance Rz22 is in parallel with capacitor C z22's, again after connecting resistance Rz23 and capacitor C z23 in parallel, connect again the 12nd pin of analog switch U5, the 14th pin of operational amplifier U2 connects the 13rd pin of operational amplifier U2 by resistance R 11, connect the 9th pin of operational amplifier U2 by resistance R 13,
The 1st pin of described multiplier U3 connects the 8th pin of operational amplifier U1, the 3rd pin connects the 8th pin of operational amplifier U2, the equal ground connection of the 2nd, 4,6 pin, and the 5th pin meets VEE, the 7th pin connects the 6th pin of operational amplifier U1 by resistance R 9, the 8th pin meets VCC;
The 1st pin of described multiplier U4 connects the 8th pin of operational amplifier U1, the 3rd pin connects the 7th pin of operational amplifier U1, the equal ground connection of the 2nd, 4,6 pin, and the 5th pin meets VEE, the 7th pin connects the 13rd pin of operational amplifier U2 by resistance R 10, the 8th pin meets VCC;
The 1st pin of described analog switch U5 meets VCC, the 16th pin ground connection, and the 13rd, 14,15 pins are unsettled, and the 3rd pin connects the 8th pin of operational amplifier U1, and the 6th pin connects the 7th pin of operational amplifier U1, and the 11st pin connects the 8th pin of operational amplifier U2.
2, the chen chaos switched system circuit that a kind of fractional-order is different, it is characterized in that being, utilize operational amplifier U1, operational amplifier U2 and resistance and electric capacity form the fractional order inverting integrator of anti-phase adder and different orders, utilize multiplier U3 and multiplier U4 to realize multiplying, utilize analog switch U5 to realize the selection output of analog signal, described operational amplifier U1 and operational amplifier U2 adopt LF347D, described multiplier U3 and multiplier U4 adopt AD633JN, described analog switch U5 adopts ADG888, described operational amplifier U1 connects multiplier U3, multiplier U4 and analog switch U5, described operational amplifier U2 connects multiplier U3 and analog switch U5, described multiplier U3 concatenation operation amplifier U1, described multiplier U4 concatenation operation amplifier U2, described analog switch U5 concatenation operation amplifier U1 and operational amplifier U2,
The 1st pin of described operational amplifier U1 joins by resistance R 3 and the 2nd pin of operational amplifier U1, join by resistance R 8 and the 6th pin of operational amplifier U1, the 3rd of operational amplifier U1, 5, 10, 12 pin ground connection, the 4th pin meets VCC, the 11st pin meets VEE, the 6th pin of operational amplifier U1 is in parallel by resistance R y11 and capacitor C y11's, connecting resistance Ry12 is in parallel with capacitor C y12's, again after connecting resistance Ry13 and capacitor C y13 in parallel, connect again the 7th pin of analog switch U5, in parallel by resistance R y21 and capacitor C y21, connecting resistance Ry22 is in parallel with capacitor C y22's, again after connecting resistance Ry23 and capacitor C y23 in parallel, connect again the 5th pin of analog switch U5, the 7th pin of operational amplifier U1 connects the 13rd pin of operational amplifier U1 by resistance R 2, connect the 2nd pin of operational amplifier U1 by resistance R 5, connect the 3rd pin of multiplier U4, the 8th pin of operational amplifier U1 connects the 9th pin of operational amplifier U1 by resistance R 6, connect the 6th pin of operational amplifier U1 by resistance R 4, connect the 2nd pin of operational amplifier U2, connect the 1st pin of multiplier U3, connect the 1st pin of multiplier U4, the 9th pin of operational amplifier U1 is in parallel by resistance R x11 and capacitor C x11's, connecting resistance Rx12 is in parallel with capacitor C x12's, again after connecting resistance Rx13 and capacitor C x13 in parallel, connect again the 2nd pin of analog switch U5, in parallel by resistance R x21 and capacitor C x21, connecting resistance Rx22 is in parallel with capacitor C x22's, again after connecting resistance Rx23 and capacitor C x23 in parallel, connect again the 4th pin of analog switch U5, the 14th pin of operational amplifier U1 connects the 13rd pin of operational amplifier U1 by resistance R 1, connect the 9th pin of operational amplifier U1 by resistance R 7,
The 6th of described operational amplifier U2, 7 pins are unsettled, the 3rd of described operational amplifier U2, 5, 10, 12 pin ground connection, the 4th pin meets VCC, the 11st pin meets VEE, the 1st pin of operational amplifier U2 is by the series connection ground connection of resistance R 14 and R15, meet the 8th of analog switch U5 by R14, 9 pins, the 8th pin of operational amplifier U2 connects the 9th pin of operational amplifier U2 by resistance R 12, connect the 3rd pin of multiplier U3, the 9th pin of operational amplifier U2 is in parallel by resistance R z11 and capacitor C z11's, connecting resistance Rz12 is in parallel with capacitor C z12's, again after connecting resistance Rz13 and capacitor C z13 in parallel, connect again the 10th pin of analog switch U5, in parallel by resistance R z21 and capacitor C z21, connecting resistance Rz22 is in parallel with capacitor C z22's, again after connecting resistance Rz23 and capacitor C z23 in parallel, connect again the 12nd pin of analog switch U5, the 14th pin of operational amplifier U2 connects the 13rd pin of operational amplifier U2 by resistance R 11, connect the 9th pin of operational amplifier U2 by resistance R 13,
The 1st pin of described multiplier U3 connects the 8th pin of operational amplifier U1, the 3rd pin connects the 8th pin of operational amplifier U2, the equal ground connection of the 2nd, 4,6 pin, and the 5th pin meets VEE, the 7th pin connects the 6th pin of operational amplifier U1 by resistance R 9, the 8th pin meets VCC;
The 1st pin of described multiplier U4 connects the 8th pin of operational amplifier U1, the 3rd pin connects the 7th pin of operational amplifier U1, the equal ground connection of the 2nd, 4,6 pin, and the 5th pin meets VEE, the 7th pin connects the 13rd pin of operational amplifier U2 by resistance R 10, the 8th pin meets VCC;
The 1st pin of described analog switch U5 meets VCC, the 16th pin ground connection, and the 13rd, 14,15 pins are unsettled, and the 3rd pin connects the 8th pin of operational amplifier U1, and the 6th pin connects the 7th pin of operational amplifier U1, and the 11st pin connects the 8th pin of operational amplifier U2.
The invention has the beneficial effects as follows: proposed New-type switching method and the circuit of a novel chaos system, the type that this switches increase chaos system and this chaos system are applied to engineering practice provides a kind of new approaches.
Accompanying drawing explanation
Fig. 1 is the circuit connection structure schematic diagram of the preferred embodiment of the present invention.
Fig. 2 and Fig. 3 are the actual connection layout of circuit of the present invention.
Embodiment
Below in conjunction with accompanying drawing and preferred embodiment, the present invention is further described in detail, referring to Fig. 1-Fig. 3.
1, the different classical chen chaos switched system method of fractional-order, is characterized in that being, comprises the following steps:
(1) equation of chen chaos system i is:
The equation of (2) 0.9 rank chen chaos system ii is:
The equation of (3) 0.1 rank chen chaos system iii is:
(4) structure switching function q=f (x), wherein the expression formula iv of f (x) is:
(5) constructing the different chen chaos switched system v of a kind of fractional-order by ii, iii and iv is:
(6) the chen chaos switched system v constructing analog Circuits System different according to fractional-order, utilize operational amplifier U1, operational amplifier U2 and resistance and electric capacity form the fractional order inverting integrator of anti-phase adder and different orders, utilize multiplier U3 and multiplier U4 to realize multiplying, utilize analog switch U5 to realize the selection output of analog signal, described operational amplifier U1 and operational amplifier U2 adopt LF347D, described multiplier U3 and multiplier U4 adopt AD633JN, described analog switch U5 adopts ADG888, described operational amplifier U1 connects multiplier U3, multiplier U4 and analog switch U5, described operational amplifier U2 connects multiplier U3 and analog switch U5, described multiplier U3 concatenation operation amplifier U1, described multiplier U4 concatenation operation amplifier U2, described analog switch U5 concatenation operation amplifier U1 and operational amplifier U2,
The 1st pin of described operational amplifier U1 joins by resistance R 3 and the 2nd pin of operational amplifier U1, join by resistance R 8 and the 6th pin of operational amplifier U1, the 3rd of operational amplifier U1, 5, 10, 12 pin ground connection, the 4th pin meets VCC, the 11st pin meets VEE, the 6th pin of operational amplifier U1 is in parallel by resistance R y11 and capacitor C y11's, connecting resistance Ry12 is in parallel with capacitor C y12's, again after connecting resistance Ry13 and capacitor C y13 in parallel, connect again the 7th pin of analog switch U5, in parallel by resistance R y21 and capacitor C y21, connecting resistance Ry22 is in parallel with capacitor C y22's, again after connecting resistance Ry23 and capacitor C y23 in parallel, connect again the 5th pin of analog switch U5, the 7th pin of operational amplifier U1 connects the 13rd pin of operational amplifier U1 by resistance R 2, connect the 2nd pin of operational amplifier U1 by resistance R 5, connect the 3rd pin of multiplier U4, the 8th pin of operational amplifier U1 connects the 9th pin of operational amplifier U1 by resistance R 6, connect the 6th pin of operational amplifier U1 by resistance R 4, connect the 2nd pin of operational amplifier U2, connect the 1st pin of multiplier U3, connect the 1st pin of multiplier U4, the 9th pin of operational amplifier U1 is in parallel by resistance R x11 and capacitor C x11's, connecting resistance Rx12 is in parallel with capacitor C x12's, again after connecting resistance Rx13 and capacitor C x13 in parallel, connect again the 2nd pin of analog switch U5, in parallel by resistance R x21 and capacitor C x21, connecting resistance Rx22 is in parallel with capacitor C x22's, again after connecting resistance Rx23 and capacitor C x23 in parallel, connect again the 4th pin of analog switch U5, the 14th pin of operational amplifier U1 connects the 13rd pin of operational amplifier U1 by resistance R 1, connect the 9th pin of operational amplifier U1 by resistance R 7,
The 6th of described operational amplifier U2, 7 pins are unsettled, the 3rd of described operational amplifier U2, 5, 10, 12 pin ground connection, the 4th pin meets VCC, the 11st pin meets VEE, the 1st pin of operational amplifier U2 is by the series connection ground connection of resistance R 14 and R15, meet the 8th of analog switch U5 by R14, 9 pins, the 8th pin of operational amplifier U2 connects the 9th pin of operational amplifier U2 by resistance R 12, connect the 3rd pin of multiplier U3, the 9th pin of operational amplifier U2 is in parallel by resistance R z11 and capacitor C z11's, connecting resistance Rz12 is in parallel with capacitor C z12's, again after connecting resistance Rz13 and capacitor C z13 in parallel, connect again the 10th pin of analog switch U5, in parallel by resistance R z21 and capacitor C z21, connecting resistance Rz22 is in parallel with capacitor C z22's, again after connecting resistance Rz23 and capacitor C z23 in parallel, connect again the 12nd pin of analog switch U5, the 14th pin of operational amplifier U2 connects the 13rd pin of operational amplifier U2 by resistance R 11, connect the 9th pin of operational amplifier U2 by resistance R 13,
The 1st pin of described multiplier U3 connects the 8th pin of operational amplifier U1, the 3rd pin connects the 8th pin of operational amplifier U2, the equal ground connection of the 2nd, 4,6 pin, and the 5th pin meets VEE, the 7th pin connects the 6th pin of operational amplifier U1 by resistance R 9, the 8th pin meets VCC;
The 1st pin of described multiplier U4 connects the 8th pin of operational amplifier U1, the 3rd pin connects the 7th pin of operational amplifier U1, the equal ground connection of the 2nd, 4,6 pin, and the 5th pin meets VEE, the 7th pin connects the 13rd pin of operational amplifier U2 by resistance R 10, the 8th pin meets VCC;
The 1st pin of described analog switch U5 meets VCC, the 16th pin ground connection, and the 13rd, 14,15 pins are unsettled, and the 3rd pin connects the 8th pin of operational amplifier U1, and the 6th pin connects the 7th pin of operational amplifier U1, and the 11st pin connects the 8th pin of operational amplifier U2.
2, the chen chaos switched system circuit that a kind of fractional-order is different, it is characterized in that being, utilize operational amplifier U1, operational amplifier U2 and resistance and electric capacity form the fractional order inverting integrator of anti-phase adder and different orders, utilize multiplier U3 and multiplier U4 to realize multiplying, utilize analog switch U5 to realize the selection output of analog signal, described operational amplifier U1 and operational amplifier U2 adopt LF347D, described multiplier U3 and multiplier U4 adopt AD633JN, described analog switch U5 adopts ADG888, described operational amplifier U1 connects multiplier U3, multiplier U4 and analog switch U5, described operational amplifier U2 connects multiplier U3 and analog switch U5, described multiplier U3 concatenation operation amplifier U1, described multiplier U4 concatenation operation amplifier U2, described analog switch U5 concatenation operation amplifier U1 and operational amplifier U2,
The 1st pin of described operational amplifier U1 joins by resistance R 3 and the 2nd pin of operational amplifier U1, join by resistance R 8 and the 6th pin of operational amplifier U1, the 3rd of operational amplifier U1, 5, 10, 12 pin ground connection, the 4th pin meets VCC, the 11st pin meets VEE, the 6th pin of operational amplifier U1 is in parallel by resistance R y11 and capacitor C y11's, connecting resistance Ry12 is in parallel with capacitor C y12's, again after connecting resistance Ry13 and capacitor C y13 in parallel, connect again the 7th pin of analog switch U5, in parallel by resistance R y21 and capacitor C y21, connecting resistance Ry22 is in parallel with capacitor C y22's, again after connecting resistance Ry23 and capacitor C y23 in parallel, connect again the 5th pin of analog switch U5, the 7th pin of operational amplifier U1 connects the 13rd pin of operational amplifier U1 by resistance R 2, connect the 2nd pin of operational amplifier U1 by resistance R 5, connect the 3rd pin of multiplier U4, the 8th pin of operational amplifier U1 connects the 9th pin of operational amplifier U1 by resistance R 6, connect the 6th pin of operational amplifier U1 by resistance R 4, connect the 2nd pin of operational amplifier U2, connect the 1st pin of multiplier U3, connect the 1st pin of multiplier U4, the 9th pin of operational amplifier U1 is in parallel by resistance R x11 and capacitor C x11's, connecting resistance Rx12 is in parallel with capacitor C x12's, again after connecting resistance Rx13 and capacitor C x13 in parallel, connect again the 2nd pin of analog switch U5, in parallel by resistance R x21 and capacitor C x21, connecting resistance Rx22 is in parallel with capacitor C x22's, again after connecting resistance Rx23 and capacitor C x23 in parallel, connect again the 4th pin of analog switch U5, the 14th pin of operational amplifier U1 connects the 13rd pin of operational amplifier U1 by resistance R 1, connect the 9th pin of operational amplifier U1 by resistance R 7,
The 6th of described operational amplifier U2, 7 pins are unsettled, the 3rd of described operational amplifier U2, 5, 10, 12 pin ground connection, the 4th pin meets VCC, the 11st pin meets VEE, the 1st pin of operational amplifier U2 is by the series connection ground connection of resistance R 14 and R15, meet the 8th of analog switch U5 by R14, 9 pins, the 8th pin of operational amplifier U2 connects the 9th pin of operational amplifier U2 by resistance R 12, connect the 3rd pin of multiplier U3, the 9th pin of operational amplifier U2 is in parallel by resistance R z11 and capacitor C z11's, connecting resistance Rz12 is in parallel with capacitor C z12's, again after connecting resistance Rz13 and capacitor C z13 in parallel, connect again the 10th pin of analog switch U5, in parallel by resistance R z21 and capacitor C z21, connecting resistance Rz22 is in parallel with capacitor C z22's, again after connecting resistance Rz23 and capacitor C z23 in parallel, connect again the 12nd pin of analog switch U5, the 14th pin of operational amplifier U2 connects the 13rd pin of operational amplifier U2 by resistance R 11, connect the 9th pin of operational amplifier U2 by resistance R 13,
The 1st pin of described multiplier U3 connects the 8th pin of operational amplifier U1, the 3rd pin connects the 8th pin of operational amplifier U2, the equal ground connection of the 2nd, 4,6 pin, and the 5th pin meets VEE, the 7th pin connects the 6th pin of operational amplifier U1 by resistance R 9, the 8th pin meets VCC;
The 1st pin of described multiplier U4 connects the 8th pin of operational amplifier U1, the 3rd pin connects the 7th pin of operational amplifier U1, the equal ground connection of the 2nd, 4,6 pin, and the 5th pin meets VEE, the 7th pin connects the 13rd pin of operational amplifier U2 by resistance R 10, the 8th pin meets VCC;
The 1st pin of described analog switch U5 meets VCC, the 16th pin ground connection, and the 13rd, 14,15 pins are unsettled, and the 3rd pin connects the 8th pin of operational amplifier U1, and the 6th pin connects the 7th pin of operational amplifier U1, and the 11st pin connects the 8th pin of operational amplifier U2.
Certainly, above-mentioned explanation is not limitation of the present invention, and the present invention is also not limited only to above-mentioned giving an example, and variation, remodeling, interpolation or replacement that those skilled in the art make in essential scope of the present invention, also belong to protection scope of the present invention.
Claims (2)
1. the different classical chen chaos switched system method of fractional-order, is characterized in that being, comprises the following steps:
(1) equation of chen chaos system i is:
The equation of (2) 0.9 rank chen chaos system ii is:
The equation of (3) 0.1 rank chen chaos system iii is:
(4) structure switching function q=f (x), wherein the expression formula iv of f (x) is:
(5) constructing the different chen chaos switched system v of a kind of fractional-order by ii, iii and iv is:
(6) the chen chaos switched system v constructing analog Circuits System different according to fractional-order, utilize operational amplifier U1, operational amplifier U2 and resistance and electric capacity form the fractional order inverting integrator of anti-phase adder and different orders, utilize multiplier U3 and multiplier U4 to realize multiplying, utilize analog switch U5 to realize the selection output of analog signal, described operational amplifier U1 and operational amplifier U2 adopt LF347D, described multiplier U3 and multiplier U4 adopt AD633JN, described analog switch U5 adopts ADG888, described operational amplifier U1 connects multiplier U3, multiplier U4 and analog switch U5, described operational amplifier U2 connects multiplier U3 and analog switch U5, described multiplier U3 concatenation operation amplifier U1, described multiplier U4 concatenation operation amplifier U2, described analog switch U5 concatenation operation amplifier U1 and operational amplifier U2,
The 1st pin of described operational amplifier U1 joins by resistance R 3 and the 2nd pin of operational amplifier U1, join by resistance R 8 and the 6th pin of operational amplifier U1, the 3rd of operational amplifier U1, 5, 10, 12 pin ground connection, the 4th pin meets VCC, the 11st pin meets VEE, the 6th pin of operational amplifier U1 is in parallel by resistance R y11 and capacitor C y11's, connecting resistance Ry12 is in parallel with capacitor C y12's, again after connecting resistance Ry13 and capacitor C y13 in parallel, connect again the 7th pin of analog switch U5, in parallel by resistance R y21 and capacitor C y21, connecting resistance Ry22 is in parallel with capacitor C y22's, again after connecting resistance Ry23 and capacitor C y23 in parallel, connect again the 5th pin of analog switch U5, the 7th pin of operational amplifier U1 connects the 13rd pin of operational amplifier U1 by resistance R 2, connect the 2nd pin of operational amplifier U1 by resistance R 5, connect the 3rd pin of multiplier U4, the 8th pin of operational amplifier U1 connects the 9th pin of operational amplifier U1 by resistance R 6, connect the 6th pin of operational amplifier U1 by resistance R 4, connect the 2nd pin of operational amplifier U2, connect the 1st pin of multiplier U3, connect the 1st pin of multiplier U4, the 9th pin of operational amplifier U1 is in parallel by resistance R x11 and capacitor C x11's, connecting resistance Rx12 is in parallel with capacitor C x12's, again after connecting resistance Rx13 and capacitor C x13 in parallel, connect again the 2nd pin of analog switch U5, in parallel by resistance R x21 and capacitor C x21, connecting resistance Rx22 is in parallel with capacitor C x22's, again after connecting resistance Rx23 and capacitor C x23 in parallel, connect again the 4th pin of analog switch U5, the 14th pin of operational amplifier U1 connects the 13rd pin of operational amplifier U1 by resistance R 1, connect the 9th pin of operational amplifier U1 by resistance R 7,
The 6th of described operational amplifier U2, 7 pins are unsettled, the 3rd of described operational amplifier U2, 5, 10, 12 pin ground connection, the 4th pin meets VCC, the 11st pin meets VEE, the 1st pin of operational amplifier U2 is by the series connection ground connection of resistance R 14 and R15, meet the 8th of analog switch U5 by R14, 9 pins, the 8th pin of operational amplifier U2 connects the 9th pin of operational amplifier U2 by resistance R 12, connect the 3rd pin of multiplier U3, the 9th pin of operational amplifier U2 is in parallel by resistance R z11 and capacitor C z11's, connecting resistance Rz12 is in parallel with capacitor C z12's, again after connecting resistance Rz13 and capacitor C z13 in parallel, connect again the 10th pin of analog switch U5, in parallel by resistance R z21 and capacitor C z21, connecting resistance Rz22 is in parallel with capacitor C z22's, again after connecting resistance Rz23 and capacitor C z23 in parallel, connect again the 12nd pin of analog switch U5, the 14th pin of operational amplifier U2 connects the 13rd pin of operational amplifier U2 by resistance R 11, connect the 9th pin of operational amplifier U2 by resistance R 13,
The 1st pin of described multiplier U3 connects the 8th pin of operational amplifier U1, the 3rd pin connects the 8th pin of operational amplifier U2, the equal ground connection of the 2nd, 4,6 pin, and the 5th pin meets VEE, the 7th pin connects the 6th pin of operational amplifier U1 by resistance R 9, the 8th pin meets VCC;
The 1st pin of described multiplier U4 connects the 8th pin of operational amplifier U1, the 3rd pin connects the 7th pin of operational amplifier U1, the equal ground connection of the 2nd, 4,6 pin, and the 5th pin meets VEE, the 7th pin connects the 13rd pin of operational amplifier U2 by resistance R 10, the 8th pin meets VCC;
The 1st pin of described analog switch U5 meets VCC, the 16th pin ground connection, and the 13rd, 14,15 pins are unsettled, and the 3rd pin connects the 8th pin of operational amplifier U1, and the 6th pin connects the 7th pin of operational amplifier U1, and the 11st pin connects the 8th pin of operational amplifier U2.
2. the chen chaos switched system circuit that fractional-order is different, it is characterized in that being, utilize operational amplifier U1, operational amplifier U2 and resistance and electric capacity form the fractional order inverting integrator of anti-phase adder and different orders, utilize multiplier U3 and multiplier U4 to realize multiplying, utilize analog switch U5 to realize the selection output of analog signal, described operational amplifier U1 and operational amplifier U2 adopt LF347D, described multiplier U3 and multiplier U4 adopt AD633JN, described analog switch U5 adopts ADG888, described operational amplifier U1 connects multiplier U3, multiplier U4 and analog switch U5, described operational amplifier U2 connects multiplier U3 and analog switch U5, described multiplier U3 concatenation operation amplifier U1, described multiplier U4 concatenation operation amplifier U2, described analog switch U5 concatenation operation amplifier U1 and operational amplifier U2,
The 1st pin of described operational amplifier U1 joins by resistance R 3 and the 2nd pin of operational amplifier U1, join by resistance R 8 and the 6th pin of operational amplifier U1, the 3rd of operational amplifier U1, 5, 10, 12 pin ground connection, the 4th pin meets VCC, the 11st pin meets VEE, the 6th pin of operational amplifier U1 is in parallel by resistance R y11 and capacitor C y11's, connecting resistance Ry12 is in parallel with capacitor C y12's, again after connecting resistance Ry13 and capacitor C y13 in parallel, connect again the 7th pin of analog switch U5, in parallel by resistance R y21 and capacitor C y21, connecting resistance Ry22 is in parallel with capacitor C y22's, again after connecting resistance Ry23 and capacitor C y23 in parallel, connect again the 5th pin of analog switch U5, the 7th pin of operational amplifier U1 connects the 13rd pin of operational amplifier U1 by resistance R 2, connect the 2nd pin of operational amplifier U1 by resistance R 5, connect the 3rd pin of multiplier U4, the 8th pin of operational amplifier U1 connects the 9th pin of operational amplifier U1 by resistance R 6, connect the 6th pin of operational amplifier U1 by resistance R 4, connect the 2nd pin of operational amplifier U2, connect the 1st pin of multiplier U3, connect the 1st pin of multiplier U4, the 9th pin of operational amplifier U1 is in parallel by resistance R x11 and capacitor C x11's, connecting resistance Rx12 is in parallel with capacitor C x12's, again after connecting resistance Rx13 and capacitor C x13 in parallel, connect again the 2nd pin of analog switch U5, in parallel by resistance R x21 and capacitor C x21, connecting resistance Rx22 is in parallel with capacitor C x22's, again after connecting resistance Rx23 and capacitor C x23 in parallel, connect again the 4th pin of analog switch U5, the 14th pin of operational amplifier U1 connects the 13rd pin of operational amplifier U1 by resistance R 1, connect the 9th pin of operational amplifier U1 by resistance R 7,
The 6th of described operational amplifier U2, 7 pins are unsettled, the 3rd of described operational amplifier U2, 5, 10, 12 pin ground connection, the 4th pin meets VCC, the 11st pin meets VEE, the 1st pin of operational amplifier U2 is by the series connection ground connection of resistance R 14 and R15, meet the 8th of analog switch U5 by R14, 9 pins, the 8th pin of operational amplifier U2 connects the 9th pin of operational amplifier U2 by resistance R 12, connect the 3rd pin of multiplier U3, the 9th pin of operational amplifier U2 is in parallel by resistance R z11 and capacitor C z11's, connecting resistance Rz12 is in parallel with capacitor C z12's, again after connecting resistance Rz13 and capacitor C z13 in parallel, connect again the 10th pin of analog switch U5, in parallel by resistance R z21 and capacitor C z21, connecting resistance Rz22 is in parallel with capacitor C z22's, again after connecting resistance Rz23 and capacitor C z23 in parallel, connect again the 12nd pin of analog switch U5, the 14th pin of operational amplifier U2 connects the 13rd pin of operational amplifier U2 by resistance R 11, connect the 9th pin of operational amplifier U2 by resistance R 13,
The 1st pin of described multiplier U3 connects the 8th pin of operational amplifier U1, the 3rd pin connects the 8th pin of operational amplifier U2, the equal ground connection of the 2nd, 4,6 pin, and the 5th pin meets VEE, the 7th pin connects the 6th pin of operational amplifier U1 by resistance R 9, the 8th pin meets VCC;
The 1st pin of described multiplier U4 connects the 8th pin of operational amplifier U1, the 3rd pin connects the 7th pin of operational amplifier U1, the equal ground connection of the 2nd, 4,6 pin, and the 5th pin meets VEE, the 7th pin connects the 13rd pin of operational amplifier U2 by resistance R 10, the 8th pin meets VCC;
The 1st pin of described analog switch U5 meets VCC, the 16th pin ground connection, and the 13rd, 14,15 pins are unsettled, and the 3rd pin connects the 8th pin of operational amplifier U1, and the 6th pin connects the 7th pin of operational amplifier U1, and the 11st pin connects the 8th pin of operational amplifier U2.
Priority Applications (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201410063182.7A CN103780373A (en) | 2014-02-22 | 2014-02-22 | Classic chen chaotic system switching method and circuit with different fractional orders |
PCT/CN2014/001023 WO2015123803A1 (en) | 2014-02-22 | 2014-11-15 | SWITCHING METHOD AND CIRCUIT FOR CLASSIC chen CHAOTIC SYSTEM WITH DIFFERENT FRACTIONAL ORDERS |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201410063182.7A CN103780373A (en) | 2014-02-22 | 2014-02-22 | Classic chen chaotic system switching method and circuit with different fractional orders |
Publications (1)
Publication Number | Publication Date |
---|---|
CN103780373A true CN103780373A (en) | 2014-05-07 |
Family
ID=50572248
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201410063182.7A Pending CN103780373A (en) | 2014-02-22 | 2014-02-22 | Classic chen chaotic system switching method and circuit with different fractional orders |
Country Status (2)
Country | Link |
---|---|
CN (1) | CN103780373A (en) |
WO (1) | WO2015123803A1 (en) |
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN104202151A (en) * | 2014-09-19 | 2014-12-10 | 王晓红 | Chain-type fractional-order integral circuit module based 0.9-order Zhou chaotic system circuit |
CN104202150A (en) * | 2014-09-19 | 2014-12-10 | 韩敬伟 | Chain-type fractional-order integral circuit module based 0.2-order Chen chaotic system circuit |
CN104283672A (en) * | 2014-09-19 | 2015-01-14 | 李敏 | 0.8 order Cang chaotic system circuit implementation method based on chained fractional order integral circuit module |
CN104378099A (en) * | 2014-11-11 | 2015-02-25 | 王忠林 | 0.5-order y-square Chen chaotic system circuit implementation method based on mixed type fractional order integral circuit module |
CN104393983A (en) * | 2014-11-11 | 2015-03-04 | 胡春华 | 0.2 order and x2 Chen chaotic system circuit based on a hybrid fractional order integral circuit module |
WO2015123803A1 (en) * | 2014-02-22 | 2015-08-27 | 梅增霞 | SWITCHING METHOD AND CIRCUIT FOR CLASSIC chen CHAOTIC SYSTEM WITH DIFFERENT FRACTIONAL ORDERS |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102497263A (en) * | 2011-11-18 | 2012-06-13 | 滨州学院 | Method for realizing integer order and fractional order automatic switching chaotic system and analog circuit |
CN102970128A (en) * | 2012-10-29 | 2013-03-13 | 滨州学院 | Method for achieving automatic switching of seven Chen type chaotic systems and analog circuit |
CN202818326U (en) * | 2012-10-08 | 2013-03-20 | 滨州学院 | Fractional order four-system automatic switching analog circuit for Chen-type systems |
CN103178952A (en) * | 2013-03-15 | 2013-06-26 | 南京师范大学 | Fractional order chaotic system circuit |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE60107529D1 (en) * | 2001-01-12 | 2005-01-05 | St Microelectronics Srl | Chaotic signals using communication method |
CN101931526B (en) * | 2010-08-23 | 2011-12-28 | 滨州学院 | Method for implementing automatically switched chaotic system and analogue circuit |
CN102946308B (en) * | 2012-11-19 | 2015-07-29 | 湖南大学 | A kind of new Fractional Order Hyperchaotic circuit |
CN103780373A (en) * | 2014-02-22 | 2014-05-07 | 滨州学院 | Classic chen chaotic system switching method and circuit with different fractional orders |
-
2014
- 2014-02-22 CN CN201410063182.7A patent/CN103780373A/en active Pending
- 2014-11-15 WO PCT/CN2014/001023 patent/WO2015123803A1/en active Application Filing
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN102497263A (en) * | 2011-11-18 | 2012-06-13 | 滨州学院 | Method for realizing integer order and fractional order automatic switching chaotic system and analog circuit |
CN202818326U (en) * | 2012-10-08 | 2013-03-20 | 滨州学院 | Fractional order four-system automatic switching analog circuit for Chen-type systems |
CN102970128A (en) * | 2012-10-29 | 2013-03-13 | 滨州学院 | Method for achieving automatic switching of seven Chen type chaotic systems and analog circuit |
CN103178952A (en) * | 2013-03-15 | 2013-06-26 | 南京师范大学 | Fractional order chaotic system circuit |
Cited By (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2015123803A1 (en) * | 2014-02-22 | 2015-08-27 | 梅增霞 | SWITCHING METHOD AND CIRCUIT FOR CLASSIC chen CHAOTIC SYSTEM WITH DIFFERENT FRACTIONAL ORDERS |
CN104202151A (en) * | 2014-09-19 | 2014-12-10 | 王晓红 | Chain-type fractional-order integral circuit module based 0.9-order Zhou chaotic system circuit |
CN104202150A (en) * | 2014-09-19 | 2014-12-10 | 韩敬伟 | Chain-type fractional-order integral circuit module based 0.2-order Chen chaotic system circuit |
CN104283672A (en) * | 2014-09-19 | 2015-01-14 | 李敏 | 0.8 order Cang chaotic system circuit implementation method based on chained fractional order integral circuit module |
WO2016041105A1 (en) * | 2014-09-19 | 2016-03-24 | 李建庆 | 0.2-order chen chaotic system circuit based on chain fractional integrator circuit module |
CN104378099A (en) * | 2014-11-11 | 2015-02-25 | 王忠林 | 0.5-order y-square Chen chaotic system circuit implementation method based on mixed type fractional order integral circuit module |
CN104393983A (en) * | 2014-11-11 | 2015-03-04 | 胡春华 | 0.2 order and x2 Chen chaotic system circuit based on a hybrid fractional order integral circuit module |
CN104378099B (en) * | 2014-11-11 | 2016-01-13 | 四川大学 | A kind of 0.5 rank mixed type fractional order integration circuit module |
Also Published As
Publication number | Publication date |
---|---|
WO2015123803A1 (en) | 2015-08-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN103780371B (en) | Lv chaotic system switching method and circuit containing x<2> with different fractional orders | |
CN103856317A (en) | Method and circuit for switching classic Lorenz type chaotic system with different fractional orders | |
CN103780373A (en) | Classic chen chaotic system switching method and circuit with different fractional orders | |
CN104202143B (en) | Based on the four-dimension of five chaos systems the simplest without the analog circuit of balance point hyperchaotic system | |
CN203813801U (en) | Liu chaotic switching system circuit including xy with different fractional orders | |
CN203872185U (en) | Lorenz-type chaotic switching system circuit with square of y and different fractional orders | |
CN103731256B (en) | Three-dimensional non-balance-point chaotic system and artificial circuit implementation method | |
CN104184575A (en) | Rikitake-system-based four-dimensional non-balance-point hyperchaotic system and simulation circuit | |
CN104539414A (en) | Simplest five-item chaotic system and circuit implementation method thereof | |
CN103812639A (en) | Method and circuit for switching classical Liu (line interface unit) chaos system with different fraction orders | |
CN203896361U (en) | Switching circuit of Lyv chaotic system with different fractional orders and containing x power | |
CN104202144A (en) | Rikitake system based balance-point-free four-dimensional hyper-chaos system and analog circuit | |
CN103812640A (en) | Method and circuit for switching Liu (line interface unit) chaos system with different fraction orders and xy | |
CN104092532B (en) | Balance-point-free hyper-chaos system based on three-dimensional chaos system, and analogue circuit | |
CN103780374A (en) | Chen chaotic system switching method and circuit containing x<2> with different fractional orders | |
CN203872189U (en) | Liu chaotic switching system circuit with xy and different fractional orders | |
CN103997400B (en) | Method and circuit for different-fractional-order y<2>-containing Liu chaotic switching system | |
CN103856319B (en) | Method and circuit for switching Lorenz type chaotic system provided with different fractional orders and x2 | |
CN103780370A (en) | Zhang chaotic system switching method and circuit with different fractional orders | |
CN203933652U (en) | The classical l ü chaos switched system circuit that a kind of fractional-order is different | |
CN103780372A (en) | Chen chaotic system switching method and circuit containing y<2> with different fractional orders | |
CN103856318A (en) | Method and circuit for switching Qi type chaotic system provided with different fractional orders and y2 | |
CN103916232B (en) | Switching method and circuit of Lu chaotic system with different fractional orders and y<2> | |
CN203872186U (en) | Qi chaotic switching system circuit with square of x and different fractional orders | |
CN103825701A (en) | Classical Qi chaotic switching system method with different fractional orders and circuit |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
RJ01 | Rejection of invention patent application after publication |
Application publication date: 20140507 |
|
RJ01 | Rejection of invention patent application after publication |