CN103503151B - 具有在漂移区下面的腔体的dmos晶体管 - Google Patents
具有在漂移区下面的腔体的dmos晶体管 Download PDFInfo
- Publication number
- CN103503151B CN103503151B CN201280020245.XA CN201280020245A CN103503151B CN 103503151 B CN103503151 B CN 103503151B CN 201280020245 A CN201280020245 A CN 201280020245A CN 103503151 B CN103503151 B CN 103503151B
- Authority
- CN
- China
- Prior art keywords
- region
- layer
- forming
- single crystal
- top surface
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/01—Manufacture or treatment
- H10D30/021—Manufacture or treatment of FETs having insulated gates [IGFET]
- H10D30/028—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs
- H10D30/0281—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs of lateral DMOS [LDMOS] FETs
- H10D30/0285—Manufacture or treatment of FETs having insulated gates [IGFET] of double-diffused metal oxide semiconductor [DMOS] FETs of lateral DMOS [LDMOS] FETs using formation of insulating sidewall spacers
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/601—Insulated-gate field-effect transistors [IGFET] having lightly-doped drain or source extensions, e.g. LDD IGFETs or DDD IGFETs
- H10D30/603—Insulated-gate field-effect transistors [IGFET] having lightly-doped drain or source extensions, e.g. LDD IGFETs or DDD IGFETs having asymmetry in the channel direction, e.g. lateral high-voltage MISFETs having drain offset region or extended drain IGFETs [EDMOS]
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/64—Double-diffused metal-oxide semiconductor [DMOS] FETs
- H10D30/65—Lateral DMOS [LDMOS] FETs
- H10D30/657—Lateral DMOS [LDMOS] FETs having substrates comprising insulating layers, e.g. SOI-LDMOS transistors
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D30/00—Field-effect transistors [FET]
- H10D30/60—Insulated-gate field-effect transistors [IGFET]
- H10D30/67—Thin-film transistors [TFT]
- H10D30/6758—Thin-film transistors [TFT] characterised by the insulating substrates
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/113—Isolations within a component, i.e. internal isolations
- H10D62/115—Dielectric isolations, e.g. air gaps
- H10D62/116—Dielectric isolations, e.g. air gaps adjoining the input or output regions of field-effect devices, e.g. adjoining source or drain regions
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
- H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
- H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
- H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
- H01L21/26—Bombardment with radiation
- H01L21/263—Bombardment with radiation with high-energy radiation
- H01L21/265—Bombardment with radiation with high-energy radiation producing ion implantation
- H01L21/26586—Bombardment with radiation with high-energy radiation producing ion implantation characterised by the angle between the ion beam and the crystal planes or the main crystal surface
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/13—Semiconductor regions connected to electrodes carrying current to be rectified, amplified or switched, e.g. source or drain regions
- H10D62/149—Source or drain regions of field-effect devices
- H10D62/151—Source or drain regions of field-effect devices of IGFETs
- H10D62/156—Drain regions of DMOS transistors
- H10D62/157—Impurity concentrations or distributions
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10D—INORGANIC ELECTRIC SEMICONDUCTOR DEVICES
- H10D62/00—Semiconductor bodies, or regions thereof, of devices having potential barriers
- H10D62/10—Shapes, relative sizes or dispositions of the regions of the semiconductor bodies; Shapes of the semiconductor bodies
- H10D62/17—Semiconductor regions connected to electrodes not carrying current to be rectified, amplified or switched, e.g. channel regions
- H10D62/393—Body regions of DMOS transistors or IGBTs
Landscapes
- Thin Film Transistor (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US13/094,645 | 2011-04-26 | ||
| US13/094,645 US8524548B2 (en) | 2011-04-26 | 2011-04-26 | DMOS Transistor with a cavity that lies below the drift region |
| PCT/US2012/035249 WO2012149184A2 (en) | 2011-04-26 | 2012-04-26 | Dmos transistor with cavity below drift region |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN103503151A CN103503151A (zh) | 2014-01-08 |
| CN103503151B true CN103503151B (zh) | 2016-08-24 |
Family
ID=47067253
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201280020245.XA Active CN103503151B (zh) | 2011-04-26 | 2012-04-26 | 具有在漂移区下面的腔体的dmos晶体管 |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US8524548B2 (enExample) |
| EP (1) | EP2724378B1 (enExample) |
| JP (1) | JP6073862B2 (enExample) |
| CN (1) | CN103503151B (enExample) |
| WO (1) | WO2012149184A2 (enExample) |
Families Citing this family (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9455339B2 (en) * | 2014-09-09 | 2016-09-27 | Macronix International Co., Ltd. | High voltage device and method for manufacturing the same |
| CN105023938B (zh) * | 2015-08-25 | 2018-08-24 | 西华大学 | 一种soi横向功率器件耐压结构及其制备方法 |
| US10854455B2 (en) * | 2016-11-21 | 2020-12-01 | Marvell Asia Pte, Ltd. | Methods and apparatus for fabricating IC chips with tilted patterning |
| JP2018125518A (ja) * | 2017-02-03 | 2018-08-09 | ソニーセミコンダクタソリューションズ株式会社 | トランジスタ、製造方法 |
| CN117012835B (zh) * | 2023-10-07 | 2024-01-23 | 粤芯半导体技术股份有限公司 | 横向扩散金属氧化物半导体器件及其制造方法 |
| CN117116971A (zh) * | 2023-10-24 | 2023-11-24 | 绍兴中芯集成电路制造股份有限公司 | Soi衬底及其制备方法、晶体管及其制备方法 |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5561077A (en) * | 1992-10-21 | 1996-10-01 | Mitsubishi Denki Kabushiki Kaisha | Dielectric element isolated semiconductor device and a method of manufacturing the same |
| US6580126B1 (en) * | 1997-06-30 | 2003-06-17 | Matsushita Electric Works, Ltd. | Solid-state relay |
| US20060231894A1 (en) * | 2005-04-19 | 2006-10-19 | Kabushiki Kaisha Toshiba | Transistor |
| US20090127615A1 (en) * | 2005-04-14 | 2009-05-21 | Nxp B.V. | Semiconductor device and method for manufacture |
| US20100258869A1 (en) * | 2009-04-10 | 2010-10-14 | Hitachi, Ltd. | Semiconductor device and manufacturing method thereof |
Family Cites Families (15)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5389569A (en) * | 1992-03-03 | 1995-02-14 | Motorola, Inc. | Vertical and lateral isolation for a semiconductor device |
| US6307247B1 (en) * | 1999-07-12 | 2001-10-23 | Robert Bruce Davies | Monolithic low dielectric constant platform for passive components and method |
| EP1113492B9 (en) * | 1999-12-31 | 2010-02-03 | STMicroelectronics S.r.l. | Method for manufacturimg a SOI wafer |
| AU9006801A (en) | 2000-09-21 | 2002-04-02 | Cambridge Semiconductor Ltd | Semiconductor device and method of forming a semiconductor device |
| JP2002110987A (ja) * | 2000-09-26 | 2002-04-12 | Matsushita Electric Works Ltd | 半導体装置及びその製造方法 |
| WO2004004013A1 (en) * | 2002-06-26 | 2004-01-08 | Cambridge Semiconductor Limited | Lateral semiconductor device |
| US7153753B2 (en) | 2003-08-05 | 2006-12-26 | Micron Technology, Inc. | Strained Si/SiGe/SOI islands and processes of making same |
| GB0411971D0 (en) | 2004-05-28 | 2004-06-30 | Koninkl Philips Electronics Nv | Semiconductor device and method for manufacture |
| JP4624084B2 (ja) * | 2004-11-24 | 2011-02-02 | トヨタ自動車株式会社 | 半導体装置とその製造方法 |
| JP4559839B2 (ja) * | 2004-12-13 | 2010-10-13 | トヨタ自動車株式会社 | 半導体装置の製造方法 |
| WO2006117734A1 (en) * | 2005-05-03 | 2006-11-09 | Nxp B.V. | Method of manufacturing a semiconductor device and semiconductor device obtained by means of said method |
| JP5017926B2 (ja) * | 2005-09-28 | 2012-09-05 | 株式会社デンソー | 半導体装置およびその製造方法 |
| JP4933776B2 (ja) * | 2005-12-07 | 2012-05-16 | ラピスセミコンダクタ株式会社 | 半導体装置およびその製造方法 |
| US7602037B2 (en) | 2007-03-28 | 2009-10-13 | Taiwan Semiconductor Manufacturing Co., Ltd. | High voltage semiconductor devices and methods for fabricating the same |
| US8482031B2 (en) | 2009-09-09 | 2013-07-09 | Cambridge Semiconductor Limited | Lateral insulated gate bipolar transistors (LIGBTS) |
-
2011
- 2011-04-26 US US13/094,645 patent/US8524548B2/en active Active
-
2012
- 2012-04-26 JP JP2014508559A patent/JP6073862B2/ja active Active
- 2012-04-26 EP EP12776943.8A patent/EP2724378B1/en active Active
- 2012-04-26 CN CN201280020245.XA patent/CN103503151B/zh active Active
- 2012-04-26 WO PCT/US2012/035249 patent/WO2012149184A2/en not_active Ceased
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5561077A (en) * | 1992-10-21 | 1996-10-01 | Mitsubishi Denki Kabushiki Kaisha | Dielectric element isolated semiconductor device and a method of manufacturing the same |
| US6580126B1 (en) * | 1997-06-30 | 2003-06-17 | Matsushita Electric Works, Ltd. | Solid-state relay |
| US20090127615A1 (en) * | 2005-04-14 | 2009-05-21 | Nxp B.V. | Semiconductor device and method for manufacture |
| US20060231894A1 (en) * | 2005-04-19 | 2006-10-19 | Kabushiki Kaisha Toshiba | Transistor |
| US20100258869A1 (en) * | 2009-04-10 | 2010-10-14 | Hitachi, Ltd. | Semiconductor device and manufacturing method thereof |
Also Published As
| Publication number | Publication date |
|---|---|
| EP2724378A2 (en) | 2014-04-30 |
| JP6073862B2 (ja) | 2017-02-01 |
| US20120273881A1 (en) | 2012-11-01 |
| EP2724378B1 (en) | 2020-01-22 |
| EP2724378A4 (en) | 2015-07-29 |
| JP2014517509A (ja) | 2014-07-17 |
| US8524548B2 (en) | 2013-09-03 |
| CN103503151A (zh) | 2014-01-08 |
| WO2012149184A3 (en) | 2013-01-10 |
| WO2012149184A2 (en) | 2012-11-01 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7915155B2 (en) | Double trench for isolation of semiconductor devices | |
| US9673289B2 (en) | Dual oxide trench gate power MOSFET using oxide filled trench | |
| US8575015B2 (en) | Lateral trench mosfet having a field plate | |
| US7989886B2 (en) | Alignment of trench for MOS | |
| JP6574792B2 (ja) | Rds×cgdが改善されたldmosトランジスタ、及びrds×cgdが改善されたldmosトランジスタを形成する方法 | |
| CN110828420B (zh) | 用于在垂直功率器件中减小接触注入物向外扩散的氧插入的Si层 | |
| US9899477B2 (en) | Edge termination structure having a termination charge region below a recessed field oxide region | |
| CN101421832A (zh) | 沟槽器件的自对准接触结构 | |
| CN105453265A (zh) | 具有深沟槽隔离结构的方法及半导体结构 | |
| CN112825327B (zh) | 半导体结构及其形成方法 | |
| CN101290936A (zh) | 半导体器件及其制造方法 | |
| CN103503151B (zh) | 具有在漂移区下面的腔体的dmos晶体管 | |
| JP2005510088A (ja) | 多結晶シリコンソースコンタクト構造を有するトレンチ金属酸化膜半導体電界効果トランジスタデバイス | |
| CN105428241B (zh) | 具有屏蔽栅的沟槽栅功率器件的制造方法 | |
| CN105513971A (zh) | 具有屏蔽栅的沟槽栅功率器件的制造方法 | |
| EP2724377B1 (en) | Dmos transistor with a slanted super junction drift structure | |
| KR20160129922A (ko) | 트렌치 금속 산화물 반도체 전계 효과 트랜지스터 | |
| CN102130162A (zh) | Ldmos及其制造方法 | |
| US11545396B2 (en) | Semiconductor structure and method for forming the same | |
| CN102956639B (zh) | 沟槽型金属氧化物半导体元件及其制造方法 | |
| CN114765221B (zh) | 半导体结构及其形成方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| SE01 | Entry into force of request for substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |