CN103502963A - 用于助益可配置端口类型快捷外围组件互联/串行高级技术附连主机控制器架构的机制 - Google Patents

用于助益可配置端口类型快捷外围组件互联/串行高级技术附连主机控制器架构的机制 Download PDF

Info

Publication number
CN103502963A
CN103502963A CN201180063072.5A CN201180063072A CN103502963A CN 103502963 A CN103502963 A CN 103502963A CN 201180063072 A CN201180063072 A CN 201180063072A CN 103502963 A CN103502963 A CN 103502963A
Authority
CN
China
Prior art keywords
sata
pcie
phys
ports
port
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN201180063072.5A
Other languages
English (en)
Chinese (zh)
Inventor
吴圭泽
C·A·麦斯威尔
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Lattice Semiconductor Corp
Original Assignee
Silicon Image Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Silicon Image Inc filed Critical Silicon Image Inc
Publication of CN103502963A publication Critical patent/CN103502963A/zh
Pending legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/382—Information transfer, e.g. on bus using universal interface adapter
    • G06F13/385—Information transfer, e.g. on bus using universal interface adapter for adaptation of a particular data processing system to different peripheral devices
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Transfer Systems (AREA)
  • Programmable Controllers (AREA)
  • Bus Control (AREA)
CN201180063072.5A 2010-12-28 2011-12-02 用于助益可配置端口类型快捷外围组件互联/串行高级技术附连主机控制器架构的机制 Pending CN103502963A (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US12/979,995 2010-12-28
US12/979,995 US8874820B2 (en) 2010-12-28 2010-12-28 Mechanism for facilitating a configurable port-type peripheral component interconnect express/serial advanced technology attachment host controller architecture
PCT/US2011/063105 WO2012091852A2 (en) 2010-12-28 2011-12-02 Mechanism for facilitating a configurable port-type peripheral component interconnect express/serial advanced technology attachment host controller architecture

Publications (1)

Publication Number Publication Date
CN103502963A true CN103502963A (zh) 2014-01-08

Family

ID=46318439

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201180063072.5A Pending CN103502963A (zh) 2010-12-28 2011-12-02 用于助益可配置端口类型快捷外围组件互联/串行高级技术附连主机控制器架构的机制

Country Status (7)

Country Link
US (1) US8874820B2 (https=)
EP (1) EP2659380A4 (https=)
JP (1) JP2014506362A (https=)
KR (1) KR101483534B1 (https=)
CN (1) CN103502963A (https=)
TW (1) TWI507878B (https=)
WO (1) WO2012091852A2 (https=)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN106775663A (zh) * 2016-11-30 2017-05-31 中国兵器装备集团自动化研究所 一种sys/bios系统下基于sil3132控制器的sata硬盘驱动方法
CN107533528A (zh) * 2015-05-22 2018-01-02 惠普发展公司有限责任合伙企业 数据通道分配

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8601198B2 (en) * 2011-06-30 2013-12-03 Intel Corporation Controllable transaction synchronization for merging peripheral devices
CN202564744U (zh) * 2011-12-28 2012-11-28 钰创科技股份有限公司 高速外设组件互连接口与usb3.0装置之间的桥接器
WO2013115798A1 (en) * 2012-01-31 2013-08-08 Hewlett-Packard Development Company, L.P. Flexible port configuration based on interface coupling
US8745296B2 (en) * 2012-10-02 2014-06-03 Intel Corporation Serial storage protocol compatible frame conversion, at least in part being compatible with SATA and one packet being compatible with PCIe protocol
US9229836B2 (en) * 2012-11-30 2016-01-05 Intel Corporation Coexisting standard and proprietary connection usage
US9244872B2 (en) * 2012-12-21 2016-01-26 Ati Technologies Ulc Configurable communications controller
US9424224B2 (en) 2013-06-18 2016-08-23 Avago Technologies General Ip (Singapore) Pte. Ltd. PCIe tunneling through SAS
US8943234B1 (en) 2013-08-05 2015-01-27 Lsi Corporation Multi-protocol storage controller
EP3361390B1 (en) 2013-12-26 2020-04-01 INTEL Corporation Pci express enhancements
US9804989B2 (en) 2014-07-25 2017-10-31 Micron Technology, Inc. Systems, devices, and methods for selective communication through an electrical connector
CN105630124A (zh) * 2014-12-01 2016-06-01 鸿富锦精密工业(武汉)有限公司 电子设备接口切换装置
KR102371557B1 (ko) 2015-03-20 2022-03-07 삼성전자주식회사 호스트 장치, 그것과 복수의 장치들을 갖는 호스트 시스템 및 그것의 인터페이스 링크 레이어 구성 방법
US11150842B1 (en) 2020-04-20 2021-10-19 Western Digital Technologies, Inc. Dynamic memory controller and method for use therewith
US11281399B2 (en) 2020-06-24 2022-03-22 Western Digital Technologies, Inc. Dual-interface storage system and method for use therewith
US20220075749A1 (en) * 2020-09-04 2022-03-10 Nemedio Inc. Systems and methods for dynamic configuration of external devices
US11442665B2 (en) 2020-12-04 2022-09-13 Western Digital Technologies, Inc. Storage system and method for dynamic selection of a host interface

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20070226385A1 (en) * 2006-03-22 2007-09-27 Chuan Liu Substitute SATA host for communicating with a SATA device
US7363417B1 (en) * 2004-12-02 2008-04-22 Pericom Semiconductor Corp. Optimized topographies for dynamic allocation of PCI express lanes using differential muxes to additional lanes to a host
US7606947B2 (en) * 2004-09-07 2009-10-20 Industrial Technology Research Institute Removable electronic device and method thereof
US7788428B2 (en) * 2008-03-27 2010-08-31 Sony Ericsson Mobile Communications Ab Multiplex mobile high-definition link (MHL) and USB 3.0
US7815469B1 (en) * 2004-02-12 2010-10-19 Super Talent Electronics, Inc. Dual-personality extended USB plugs and receptacles using with PCBA and cable assembly

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0756847A (ja) * 1993-08-18 1995-03-03 Toshiba Corp ポータブルコンピュータ
JP3266098B2 (ja) * 1998-04-08 2002-03-18 日本電気株式会社 拡張スロット接続回路
US7664909B2 (en) 2003-04-18 2010-02-16 Nextio, Inc. Method and apparatus for a shared I/O serial ATA controller
JP2005346123A (ja) * 2004-05-31 2005-12-15 Toshiba Corp パラレルインタフェースコネクタを備えたストレージ装置及び同装置に適用される変換コネクタ
CA2620311A1 (en) 2004-08-27 2006-03-09 Ivan Cardenas Dynamic physical interface between computer module and computer accessory and methods
KR20060080632A (ko) 2005-01-05 2006-07-10 엘지전자 주식회사 노트북 컴퓨터의 피씨아이 익스프레스 카드 인터페이스를이용한 세컨드 시리얼 하드디스크 드라이브 구현장치 및방법
US7725627B2 (en) * 2005-12-21 2010-05-25 National Instruments Corporation Serial port that supports multiple protocols
US7496742B2 (en) 2006-02-07 2009-02-24 Dell Products L.P. Method and system of supporting multi-plugging in X8 and X16 PCI express slots
US8225019B2 (en) * 2008-09-22 2012-07-17 Micron Technology, Inc. SATA mass storage device emulation on a PCIe interface
TW201015286A (en) * 2008-10-02 2010-04-16 Alcor Micro Corp Bridging device with power-saving function
US8095719B2 (en) * 2009-05-07 2012-01-10 Ours Technology Inc. Data communication systems and bridges
TWI408557B (zh) 2010-03-18 2013-09-11 Faraday Tech Corp 高速輸入輸出系統及其節能控制方法

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7815469B1 (en) * 2004-02-12 2010-10-19 Super Talent Electronics, Inc. Dual-personality extended USB plugs and receptacles using with PCBA and cable assembly
US7606947B2 (en) * 2004-09-07 2009-10-20 Industrial Technology Research Institute Removable electronic device and method thereof
US7363417B1 (en) * 2004-12-02 2008-04-22 Pericom Semiconductor Corp. Optimized topographies for dynamic allocation of PCI express lanes using differential muxes to additional lanes to a host
US20070226385A1 (en) * 2006-03-22 2007-09-27 Chuan Liu Substitute SATA host for communicating with a SATA device
US7788428B2 (en) * 2008-03-27 2010-08-31 Sony Ericsson Mobile Communications Ab Multiplex mobile high-definition link (MHL) and USB 3.0

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN107533528A (zh) * 2015-05-22 2018-01-02 惠普发展公司有限责任合伙企业 数据通道分配
US10642771B2 (en) 2015-05-22 2020-05-05 Hewlett-Packard Development Company, L.P. Data channel allocation
CN107533528B (zh) * 2015-05-22 2020-12-04 惠普发展公司有限责任合伙企业 数据通道分配
CN106775663A (zh) * 2016-11-30 2017-05-31 中国兵器装备集团自动化研究所 一种sys/bios系统下基于sil3132控制器的sata硬盘驱动方法
CN106775663B (zh) * 2016-11-30 2020-07-21 中国兵器装备集团自动化研究所 一种sys/bios系统下基于sil3132控制器的sata硬盘驱动方法

Also Published As

Publication number Publication date
KR101483534B1 (ko) 2015-01-16
EP2659380A2 (en) 2013-11-06
TW201227321A (en) 2012-07-01
JP2014506362A (ja) 2014-03-13
EP2659380A4 (en) 2014-05-21
TWI507878B (zh) 2015-11-11
US20120166701A1 (en) 2012-06-28
US8874820B2 (en) 2014-10-28
WO2012091852A3 (en) 2013-01-17
KR20140025333A (ko) 2014-03-04
WO2012091852A2 (en) 2012-07-05

Similar Documents

Publication Publication Date Title
CN103502963A (zh) 用于助益可配置端口类型快捷外围组件互联/串行高级技术附连主机控制器架构的机制
US10708199B2 (en) Heterogeneous packet-based transport
US11695708B2 (en) Deterministic real time multi protocol heterogeneous packet based transport
CN105718391B (zh) 事务性缓冲式存储器中的提早识别
CN104737142B (zh) 多时隙链路层流控制单元
US9792243B2 (en) Computer architecture to provide flexibility and/or scalability
TWI616890B (zh) 共享記憶體連結中的低功率進入之技術
CN114461049A (zh) 动态网络控制器功率管理
JP6400122B2 (ja) Ｕｓｂ３．１リタイマプレゼンス検出、及びインデックスの方法及び装置
CN110442540A (zh) 灵活总线协议协商和启用序列
CN103389952A (zh) 片上系统、操作片上系统的方法及具有片上系统的系统
CN107438838A (zh) 打包的写完成
Onizawa et al. High-throughput compact delay-insensitive asynchronous NoC router
US11277308B2 (en) Technologies for autonegotiating 10G and 1G serial communications over copper cable
US12592898B2 (en) Tightly-coupled, loosely connected heterogeneous packet based transport
WO2011157138A2 (zh) 多核路由器
CN107850932B (zh) 用于在处理器中保存和恢复数据以便节省电力的设备和方法
CN107710180A (zh) 柔性互连架构
US8775856B1 (en) System and method for generating clock signal for a plurality of communication ports by selectively dividing a reference clock signal with a plurality of ratios
CN102354291A (zh) 一种异步寄存器复位值可控电路及异步寄存器的复位值可控操作方法
JP6227792B2 (ja) 遷移が最小化された低速データ伝送
US10078612B2 (en) Mode selective balanced encoded interconnect
CN106470105B (zh) 用于多端口到多端口密码术的系统和方法
US7990296B1 (en) High speed low power cell providing serial differential signals
US11962509B2 (en) Spread spectrum high-speed serial link

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C41 Transfer of patent application or patent right or utility model
TA01 Transfer of patent application right

Effective date of registration: 20151103

Address after: oregon

Applicant after: LATTICE SEMICONDUCTOR CORPORATION

Address before: American California

Applicant before: Silicon Image Inc. A. Delaware C.

RJ01 Rejection of invention patent application after publication
RJ01 Rejection of invention patent application after publication

Application publication date: 20140108