CN103281068A - Pulse switch input interface circuit - Google Patents
Pulse switch input interface circuit Download PDFInfo
- Publication number
- CN103281068A CN103281068A CN2013101672618A CN201310167261A CN103281068A CN 103281068 A CN103281068 A CN 103281068A CN 2013101672618 A CN2013101672618 A CN 2013101672618A CN 201310167261 A CN201310167261 A CN 201310167261A CN 103281068 A CN103281068 A CN 103281068A
- Authority
- CN
- China
- Prior art keywords
- pulse
- input
- output
- module
- nmos pipe
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Electronic Switches (AREA)
Abstract
The invention discloses a pulse switch input interface circuit, which comprises an input shaping module, a burr filtering module and a pulse detection module, wherein the input shaping module is used for carrying out shaping processing on pulse signals, the burr filtering module is used for filtering the pulse signals determined to be interference signals, the pulse detection module is used for detecting the pulse coming to output the maintained level signals, the input end of the input shaping module is connected with an external pulse switch for receiving the pulse signals output by the external pulse switch, the output end of the input shaping module is connected with the input end of the burr filtering module, the output end of the burr filtering module is connected with the input end of the pulse detection module, and the output end of the pulse detection module is connected with an external back-stage control circuit for outputting state signals required by the work of an external back-stage control circuit to the external back-stage control circuit. The pulse switch input interface circuit has the advantages that the circuit structure is simple, in addition, the interference pulse lower than the set pulse width can be filtered, and the pulse signals can be effectively converted into corresponding level signals required by the work of the back-stage control circuit.
Description
Technical field
The present invention relates to a kind of pulse signal treatment circuit, especially relate to a kind of interface circuit of pulse switch input.
Background technology
For many years, various pulse switches have been widely used in the middle of the electronic circuit, and than the direct switch of traditional contact, pulse switch has characteristics such as low energy consumption, life-span be long, but simultaneously its processing of pulse output signals are had higher requirement.
The circuit structure of traditional employing pulse switch control generally includes pulse switch and back level control circuit, pulse switch directly passes to pulse signal back level control circuit, the sort circuit structure has strengthened the signal intractability of back level control circuit undoubtedly, has increased the complexity of back level control circuit.The problem that exists for the circuit structure that solves the control of traditional employing pulse switch, personnel have proposed between pulse switch and back level control circuit an interface circuit to be set in the industry, as shown in Figure 1, pulse switch forms pulse signal by outside switch motion, output pulse signal is given interface circuit, interface circuit converts pulse signal the signal of back level control circuit need of work to and passes to back level control circuit, by the signal intractability that interface circuit has reduced back level control circuit is set, reduced the complexity of back level control circuit.But common pulse signals of interface circuit commonly used at present detects and level conversion, has interference signal in the signal of its output usually, and interference signal can directly influence the normal logic function of back level control circuit.
Summary of the invention
Technical problem to be solved by this invention provides a kind of interface circuit of pulse switch input, its circuit structure is simple, and can effectively pulse signal be converted to the corresponding level signal of level control circuit need of work afterwards, and can filtering be lower than the disturbing pulse of setting pulsewidth.
The present invention solves the problems of the technologies described above the technical scheme that adopts: a kind of interface circuit of pulse switch input, it is characterized in that comprising for pulse signals and carry out the input shaper module that shaping is handled, the burr filtering module that is defined as the pulse signal of interference signal for filtering reaches the pulse detection module of arriving to export the level signal of keeping for detection of pulse, the input of described input shaper module is connected with the external pulse switch, to receive the pulse signal of external pulse switch output, the output of described input shaper module is connected with the input of described burr filtering module, the output of described burr filtering module is connected with the input of described pulse detection module, the output of described pulse detection module is connected with outside back level control circuit, gives outside back level control circuit with the status signal of exporting outside back level control circuit need of work.
Described input shaper module is made up of first Schmidt trigger, and the input of described first Schmidt trigger is connected with the external pulse switch, and the output of described first Schmidt trigger is connected with the input of described burr filtering module.
Described burr filtering module is by first inverter, second inverter, the one PMOS pipe, the 2nd PMOS pipe, the one NMOS pipe, the 2nd NMOS pipe, the 3rd NMOS pipe, resistance, electric capacity and second Schmidt trigger are formed, the input of described first inverter is the input of described burr filtering module, be connected with the output of described input shaper module, the output of described first inverter is connected with the input of described second inverter and the grid of a described PMOS pipe respectively, the output of described second inverter is connected with the grid of described the 2nd PMOS pipe, the source electrode of a described PMOS pipe connects supply voltage, the drain electrode of a described PMOS pipe is connected with an end of described resistance, the other end of described resistance is connected with the drain electrode of a described NMOS pipe, the source ground of a described NMOS pipe, the grid of a described NMOS pipe respectively with the drain electrode of a described NMOS pipe, the grid of described the 2nd NMOS pipe is connected with the grid of described the 3rd NMOS pipe, the source ground of described the 2nd NMOS pipe, the drain electrode of described the 2nd NMOS pipe is connected with the source electrode of described the 3rd NMOS pipe, the drain electrode of described the 3rd NMOS pipe respectively with the drain electrode of described the 2nd PMOS pipe, one end of described electric capacity is connected with the input of described second Schmidt trigger, the source electrode of described the 2nd PMOS pipe connects supply voltage, the other end ground connection of described electric capacity, the output of described second Schmidt trigger is the output of described burr filtering module, is connected with the input of described pulse detection module.
Described pulse detection module is made up of a d type flip flop, the clock signal terminal of described d type flip flop is the input of described pulse detection module, be connected with the output of described burr filtering module, the data-signal end of described d type flip flop is connected with the reversed-phase output of described d type flip flop, the reversed-phase output of described d type flip flop is the output of described pulse detection module, is connected with level control circuit behind the outside.
Compared with prior art, the invention has the advantages that:
1) interface circuit of the present invention utilizes the pulse signal of input shaper module paired pulses switch output to carry out shaping, utilize the filtering of burr filtering module to be defined as the pulse signal of interference signal then, recycling pulse detection module detects pulse and arrives to export the level signal of keeping, this interface circuit not only circuit structure is simple, and can filtering be lower than the disturbing pulse of setting pulsewidth, can effectively pulse signal be converted to the corresponding level signal of back level control circuit need of work.
2) all adopted common device in the input shaper module of interface circuit of the present invention, burr filtering module and the pulse detection module, not only be easy to realize, and can make stable working state, therefore interface circuit of the present invention be applicable to various need be with the circuit of pulse signal as switching signal.
Description of drawings
Fig. 1 is the circuit structure diagram of existing employing pulse switch control;
Fig. 2 is the composition frame chart of the interface circuit of pulse switch input of the present invention;
Fig. 3 is a kind of mode of operation of the circuit after between pulse switch and the back level control circuit interface circuit of the present invention being set;
Fig. 4 is the another kind of mode of operation of the circuit after between pulse switch and the back level control circuit interface circuit of the present invention being set;
Fig. 5 is the circuit diagram of common Schmidt trigger;
Fig. 6 is the circuit diagram of the burr filtering module in the interface circuit of pulse switch of the present invention input;
Fig. 7 is the circuit diagram of the pulse detection module in the interface circuit of pulse switch of the present invention input;
Fig. 8 is the working waveform figure of the interface circuit of pulse switch input of the present invention.
Embodiment
Describe in further detail below in conjunction with the present invention of accompanying drawing embodiment.
The interface circuit of a kind of pulse switch input that the present invention proposes, as shown in Figure 2, it comprises the input shaper module 410 of carrying out the shaping processing for pulse signals, the burr filtering module 411 that is defined as the pulse signal of interference signal for filtering reaches the pulse detection module 412 of arriving to export the level signal of keeping for detection of pulse, the input of input shaper module 410 is connected with the external pulse switch, to receive the pulse signal of external pulse switch output, the output of input shaper module 410 is connected with the input of burr filtering module 411, the output of burr filtering module 411 is connected with the input of pulse detection module 412, the output of pulse detection module 412 is connected with outside back level control circuit, gives outside back level control circuit with the status signal of exporting outside back level control circuit need of work.Fig. 3 has provided a kind of mode of operation of the circuit behind the interface circuit that the present invention's proposition is set between pulse switch and the back level control circuit, when pressing for the first time, pulse switch produces low pulse A, the interface circuit of pulse switch input simultaneously detects this low pulse A, output becomes low level by high level and is maintained, and the level signal that is maintained passes to back level control circuit; Produce low pulse B when pulse switch is pressed for the second time, the interface circuit of pulse switch input simultaneously detects this low pulse B, and output becomes high level again by low level and is maintained, and the level signal that is maintained passes to back level control circuit; Fig. 4 has provided the another kind of mode of operation of the circuit behind the interface circuit that the present invention's proposition is set between pulse switch and the back level control circuit, what pulse switch was pressed the back generation is high impulse, namely when pressing for the first time, pulse switch produces high impulse A, the interface circuit of pulse switch input simultaneously detects this high impulse A, output becomes high level by low level and is maintained, and the level signal that is maintained passes to back level control circuit; Produce high impulse B when pulse switch is pressed for the second time, the interface circuit of pulse switch input simultaneously detects this high impulse B, and output becomes low level again by high level and is maintained, and the level signal that is maintained passes to back level control circuit.
In this specific embodiment, as shown in Figure 5, input shaper module 410 is made up of first Schmidt trigger, and the input A of first Schmidt trigger is connected with the external pulse switch, and the output Y of first Schmidt trigger is connected with the input of burr filtering module 411.At this, first Schmidt trigger adopts existing common Schmidt trigger, and its circuit structure as shown in Figure 5.
In this specific embodiment, as shown in Figure 6, burr filtering module 411 is by the first inverter INV1, the second inverter INV2, the one PMOS manages P1, the 2nd PMOS manages P2, the one NMOS manages N1, the 2nd NMOS manages N2, the 3rd NMOS manages N3, resistance R 1, capacitor C 1 and second Schmidt trigger 610 are formed, the input of the first inverter INV1 is the input of burr filtering module 411, be connected with the output of input shaper module 410, the output of the first inverter INV1 is connected with the input of the second inverter INV2 and the grid of PMOS pipe P1 respectively, the output of the second inverter INV2 is connected with the grid of the 2nd PMOS pipe P2, the source electrode of the one PMOS pipe P1 meets supply voltage VDD, the drain electrode of the one PMOS pipe P1 is connected with an end of resistance R 1, the other end of resistance R 1 is connected with the drain electrode of NMOS pipe N1, the source ground GND of the one NMOS pipe N1, the grid of the one NMOS pipe N1 is managed the drain electrode of N1 respectively with a NMOS, the grid of the 2nd NMOS pipe N2 is connected with the grid of the 3rd NMOS pipe N3, the source ground GND of the 2nd NMOS pipe N2, the drain electrode of the 2nd NMOS pipe N2 is connected with the source electrode of the 3rd NMOS pipe N3, the drain electrode of N2 is managed in the drain electrode of the 3rd NMOS pipe N3 respectively with the 2nd PMOS, one end of capacitor C 1 is connected with the input of second Schmidt trigger 610, the source electrode of the 2nd PMOS pipe P2 meets supply voltage VDD, the other end ground connection GND of capacitor C 1, the output of second Schmidt trigger 610 is the output of burr filtering module 411, is connected with the input of pulse detection module 412.At this, second Schmidt trigger adopts existing common Schmidt trigger, and its circuit structure as shown in Figure 5; Resistance R 1 in the burr filtering module 411 and capacitor C 1 constitute a filter circuit, set a benchmark pulsewidth td by the value of adjusting resistance R 1 and the value of capacitor C 1, this benchmark pulsewidth of recycling td comes filtering interference signals, soon pulse duration is defined as interference signal less than the pulse signal of the benchmark pulsewidth td that sets, and this interference signal is filtered out.
In this specific embodiment, as shown in Figure 7, pulse detection module 412 is made up of a d type flip flop, the clock signal terminal CP of d type flip flop is the input of pulse detection module 412, be connected with the output of burr filtering module 411, the data-signal end D of d type flip flop is connected with the reversed-phase output QN of d type flip flop, and the reversed-phase output QN of d type flip flop is the output of pulse detection module 412, is connected with level control circuit behind the outside.At this, during 412 work of pulse detection module, come temporarily in each pulse, its output switching activity also is maintained state.
The course of work of the interface circuit of pulse switch input of the present invention is: the pulse signal of external pulse switch output enters input shaper module 410, enter burr filtering module 411 through the pulse signal of exporting after the first Schmidt trigger shaping in the input shaper module 410, the pulsewidth of 411 pairs of shaped pulse signal of burr filtering module detects, and and inner benchmark pulsewidth td compare, if the pulsewidth of shaped pulse signal is less than the benchmark pulsewidth td that sets, determine that then shaped pulse signal is interference signal and filtering, the output of burr filtering module 411 is constant; If the pulsewidth of shaped pulse signal is more than or equal to the benchmark pulsewidth td that sets, determine that then shaped pulse signal is effective, pulse detection module 412 is given in the pulse of a correspondence of burr filtering module 411 outputs, pulse detection module 412 is come interim in pulse, output switching activity also is maintained this state, up to next pulse it is overturn again.
Fig. 8 has provided the working waveform figure (supposing that benchmark pulsewidth td is 5ms) of the interface circuit of pulse switch input of the present invention.As can be seen from Figure 8, the pulse duration of first drop-down pulse of the input signal IN of input burr filtering module is less than benchmark pulsewidth td, and this drop-down pulse this moment is taken as the interference signal filtering, and the output signal of pulse detection module output is not made a response; The pulse duration of second drop-down pulse of the input signal IN of input burr filtering module is greater than benchmark pulsewidth td, and the output signal OUT upset of pulse detection module output also is maintained level; The pulse duration of the 3rd the drop-down pulse of the input signal IN of input burr filtering module is greater than benchmark pulsewidth td, and the output signal OUT of pulse detection module output overturns again and is maintained level.
Claims (4)
1. the interface circuit of pulse switch input, it is characterized in that comprising for pulse signals and carry out the input shaper module that shaping is handled, the burr filtering module that is defined as the pulse signal of interference signal for filtering reaches the pulse detection module of arriving to export the level signal of keeping for detection of pulse, the input of described input shaper module is connected with the external pulse switch, to receive the pulse signal of external pulse switch output, the output of described input shaper module is connected with the input of described burr filtering module, the output of described burr filtering module is connected with the input of described pulse detection module, the output of described pulse detection module is connected with outside back level control circuit, gives outside back level control circuit with the status signal of exporting outside back level control circuit need of work.
2. the interface circuit of a kind of pulse switch input according to claim 1, it is characterized in that described input shaper module is made up of first Schmidt trigger, the input of described first Schmidt trigger is connected with the external pulse switch, and the output of described first Schmidt trigger is connected with the input of described burr filtering module.
3. the interface circuit of a kind of pulse switch input according to claim 1 and 2, it is characterized in that described burr filtering module is by first inverter, second inverter, the one PMOS pipe, the 2nd PMOS pipe, the one NMOS pipe, the 2nd NMOS pipe, the 3rd NMOS pipe, resistance, electric capacity and second Schmidt trigger are formed, the input of described first inverter is the input of described burr filtering module, be connected with the output of described input shaper module, the output of described first inverter is connected with the input of described second inverter and the grid of a described PMOS pipe respectively, the output of described second inverter is connected with the grid of described the 2nd PMOS pipe, the source electrode of a described PMOS pipe connects supply voltage, the drain electrode of a described PMOS pipe is connected with an end of described resistance, the other end of described resistance is connected with the drain electrode of a described NMOS pipe, the source ground of a described NMOS pipe, the grid of a described NMOS pipe respectively with the drain electrode of a described NMOS pipe, the grid of described the 2nd NMOS pipe is connected with the grid of described the 3rd NMOS pipe, the source ground of described the 2nd NMOS pipe, the drain electrode of described the 2nd NMOS pipe is connected with the source electrode of described the 3rd NMOS pipe, the drain electrode of described the 3rd NMOS pipe respectively with the drain electrode of described the 2nd PMOS pipe, one end of described electric capacity is connected with the input of described second Schmidt trigger, the source electrode of described the 2nd PMOS pipe connects supply voltage, the other end ground connection of described electric capacity, the output of described second Schmidt trigger is the output of described burr filtering module, is connected with the input of described pulse detection module.
4. the interface circuit of a kind of pulse switch input according to claim 3, it is characterized in that described pulse detection module is made up of a d type flip flop, the clock signal terminal of described d type flip flop is the input of described pulse detection module, be connected with the output of described burr filtering module, the data-signal end of described d type flip flop is connected with the reversed-phase output of described d type flip flop, the reversed-phase output of described d type flip flop is the output of described pulse detection module, is connected with level control circuit behind the outside.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310167261.8A CN103281068B (en) | 2013-05-07 | 2013-05-07 | A kind of interface circuit of pulse switch input |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201310167261.8A CN103281068B (en) | 2013-05-07 | 2013-05-07 | A kind of interface circuit of pulse switch input |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN103281068A true CN103281068A (en) | 2013-09-04 |
| CN103281068B CN103281068B (en) | 2016-03-02 |
Family
ID=49063537
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201310167261.8A Active CN103281068B (en) | 2013-05-07 | 2013-05-07 | A kind of interface circuit of pulse switch input |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN103281068B (en) |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104953985A (en) * | 2015-06-24 | 2015-09-30 | 青岛鼎信通讯股份有限公司 | Digital filtering circuit applied to long-distance transmission system |
| CN109861675A (en) * | 2019-01-09 | 2019-06-07 | 思力科（深圳）电子科技有限公司 | Digital signal burr eliminates circuit |
| CN110324035A (en) * | 2019-06-28 | 2019-10-11 | 长安大学 | A kind of isolated serial communication interface circuit |
| CN111010152A (en) * | 2019-12-26 | 2020-04-14 | 荣湃半导体（上海）有限公司 | Signal shaping circuit |
| CN113093849A (en) * | 2021-03-31 | 2021-07-09 | 上海磐启微电子有限公司 | Circuit module and integrated circuit system for realizing interference filtering function |
| CN116827330A (en) * | 2022-12-12 | 2023-09-29 | 南京微盟电子有限公司 | Strong anti-interference communication port circuit |
Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3838297A (en) * | 1973-06-14 | 1974-09-24 | Burroughs Corp | Pulse shaping circuit |
| CN101193121A (en) * | 2006-11-29 | 2008-06-04 | 夏普株式会社 | Communications device, communications method, communications circuit and communications system |
| CN101393072A (en) * | 2008-11-10 | 2009-03-25 | 中国兵器工业第二〇五研究所 | Power supply drive device for pulse semiconductor laser test equipment |
| CN101634703A (en) * | 2009-08-28 | 2010-01-27 | 杨大宁 | Radar pulse modulator |
| CN203225734U (en) * | 2013-05-07 | 2013-10-02 | 日银Imp微电子有限公司 | Interface circuit for pulse switch input |
-
2013
- 2013-05-07 CN CN201310167261.8A patent/CN103281068B/en active Active
Patent Citations (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3838297A (en) * | 1973-06-14 | 1974-09-24 | Burroughs Corp | Pulse shaping circuit |
| CN101193121A (en) * | 2006-11-29 | 2008-06-04 | 夏普株式会社 | Communications device, communications method, communications circuit and communications system |
| CN101393072A (en) * | 2008-11-10 | 2009-03-25 | 中国兵器工业第二〇五研究所 | Power supply drive device for pulse semiconductor laser test equipment |
| CN101634703A (en) * | 2009-08-28 | 2010-01-27 | 杨大宁 | Radar pulse modulator |
| CN203225734U (en) * | 2013-05-07 | 2013-10-02 | 日银Imp微电子有限公司 | Interface circuit for pulse switch input |
Cited By (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN104953985A (en) * | 2015-06-24 | 2015-09-30 | 青岛鼎信通讯股份有限公司 | Digital filtering circuit applied to long-distance transmission system |
| CN104953985B (en) * | 2015-06-24 | 2018-01-30 | 青岛鼎信通讯股份有限公司 | A kind of digital filter circuit being applied in Long line transmission system |
| CN109861675A (en) * | 2019-01-09 | 2019-06-07 | 思力科（深圳）电子科技有限公司 | Digital signal burr eliminates circuit |
| CN109861675B (en) * | 2019-01-09 | 2023-05-02 | 莫冰 | Digital signal burr eliminating circuit |
| CN110324035A (en) * | 2019-06-28 | 2019-10-11 | 长安大学 | A kind of isolated serial communication interface circuit |
| CN110324035B (en) * | 2019-06-28 | 2023-02-28 | 长安大学 | Isolated serial communication interface circuit |
| CN111010152A (en) * | 2019-12-26 | 2020-04-14 | 荣湃半导体（上海）有限公司 | Signal shaping circuit |
| CN111010152B (en) * | 2019-12-26 | 2020-08-04 | 荣湃半导体（上海）有限公司 | Signal shaping circuit |
| CN113093849A (en) * | 2021-03-31 | 2021-07-09 | 上海磐启微电子有限公司 | Circuit module and integrated circuit system for realizing interference filtering function |
| CN116827330A (en) * | 2022-12-12 | 2023-09-29 | 南京微盟电子有限公司 | Strong anti-interference communication port circuit |
| CN116827330B (en) * | 2022-12-12 | 2024-03-12 | 南京微盟电子有限公司 | Strong anti-interference communication port circuit |
Also Published As
| Publication number | Publication date |
|---|---|
| CN103281068B (en) | 2016-03-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN103281068A (en) | Pulse switch input interface circuit | |
| CN103762969B (en) | A kind of high-voltage side gate drive circuit of anti-noise jamming | |
| CN102769454B (en) | Noise interference-proof high-side gate drive circuit | |
| CN102647177A (en) | High-voltage side gate driving circuit capable of resisting common-mode noise interference | |
| CN102122943A (en) | Low-power consumption time delay programmable power-on resetting method and circuit | |
| CN201577074U (en) | Novel Schmitt trigger | |
| CN101694991B (en) | Circuit for realizing synchronization of asynchronous pulse signals with random pulse width | |
| CN102055449A (en) | Low power-consumption time-delay controllable POR (power on reset) method and circuit | |
| CN203225734U (en) | Interface circuit for pulse switch input | |
| CN103208980B (en) | A kind of window voltage comparison means | |
| CN102487273B (en) | Reset circuit of anti-fuse type FPGA (Field Programmable Gate Array) system | |
| CN201966880U (en) | Low power dissipation time-delay controllable power on reset circuit | |
| CN103001615A (en) | Delay circuit | |
| CN105141286A (en) | Digital filter filtering single clock cycle pulses and glitches | |
| CN209659265U (en) | A kind of reduction touch sensible output interference circuit | |
| CN202617091U (en) | High-voltage side-grid drive circuit capable of resisting common-mode noise interference | |
| CN100495915C (en) | CMOS single stabilization circuit | |
| CN201937561U (en) | Low power consumption delay programmable power on reset (POR) circuit | |
| CN102169140B (en) | Clock frequency detection circuit | |
| CN202513891U (en) | Jitter-prevention electronic switch | |
| CN201774508U (en) | Monostable circuit | |
| CN203119852U (en) | Pulse-generating circuit | |
| CN206259915U (en) | A kind of electrification reset circuit of low-power consumption small size | |
| CN201985827U (en) | Power on reset circuit capable of realizing time delay on a chip | |
| CN102315769A (en) | Anti-bouncing circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C41 | Transfer of patent application or patent right or utility model | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20161212 Address after: 315809 Beilun City, Ningbo Province, Wan Chai street, Wan Jing Road, No. G, block, floor three, 12-3, 213 Patentee after: Core integrated circuit (Ningbo) Co., Ltd. Address before: Ningbo city science and Technology Park in Zhejiang province 315040 lease Poplar Road No. 7 Lane 578 Patentee before: Daily Silver IMP Microelectronics Co., Ltd. |