CN103092652A - Multiprocessor program loading device and loading method - Google Patents

Multiprocessor program loading device and loading method Download PDF

Info

Publication number
CN103092652A
CN103092652A CN2013100144889A CN201310014488A CN103092652A CN 103092652 A CN103092652 A CN 103092652A CN 2013100144889 A CN2013100144889 A CN 2013100144889A CN 201310014488 A CN201310014488 A CN 201310014488A CN 103092652 A CN103092652 A CN 103092652A
Authority
CN
China
Prior art keywords
processor
fpga
master cpu
dsp
multiprocessor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CN2013100144889A
Other languages
Chinese (zh)
Inventor
石鸥
王帅
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen Yihua Computer Co Ltd
Shenzhen Yihua Time Technology Co Ltd
Shenzhen Yihua Financial Intelligent Research Institute
Original Assignee
Shenzhen Yihua Computer Co Ltd
Shenzhen Yihua Time Technology Co Ltd
Shenzhen Yihua Financial Intelligent Research Institute
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen Yihua Computer Co Ltd, Shenzhen Yihua Time Technology Co Ltd, Shenzhen Yihua Financial Intelligent Research Institute filed Critical Shenzhen Yihua Computer Co Ltd
Priority to CN2013100144889A priority Critical patent/CN103092652A/en
Publication of CN103092652A publication Critical patent/CN103092652A/en
Pending legal-status Critical Current

Links

Images

Landscapes

  • Stored Programmes (AREA)
  • Multi Processors (AREA)

Abstract

The invention discloses a multiprocessor program loading device and a loading method. The multiprocessor program loading device comprises a Flash memorizer, a master control central processing unit (CPU) processor, at least one field programmable gata array (FPGA) processor and at least one digital signal processor (DSP). The Flash memorizer is connected with the master control CPU processor which is connected with the FPGA processor. Each FPGA processor is connected with the DSP. The multiprocessor program loading device and the loading method has the advantages of being capable of achieving the design of program loading and data communication of a plurality of processors through one Flash chip under the condition of not adding an additional part, solving the problem that the independent memorizer and a corresponding controlling device need to be designed for each controller chip, and saving implementation space and cost.

Description

A kind of multiprocessor program charger and loading method
Technical field
The present invention relates to a kind of data-signal transmission technology, particularly relate to a kind of multiprocessor program charger and loading method.
Background technology
In digital processing field, usually have the processor of a plurality of different purposes on a veneer module, such as the master cpu processor of a control module peripheral hardware, a plurality of FPGA processor and a plurality of dsp processor for the image algorithm processing for logic realization and sensing data reception, usually the rear several processor that requires to power on is wanted rapid loading simultaneously, and collaborative work.
Existing technology adopts the independent reservoir of each controller chip design usually, and this design proposal has increased on the one hand and realizes cost, has strengthened the design area of veneer, also is unfavorable on the other hand data and the program management of whole module.
Simultaneously, according to disclosed Chinese invention patent application document CN102722390A October 10 in 2012, its mentality of designing is to add extra Flash management device between Flash storer, dsp processor, this three of FPGA processor, is used for the control of Flash data stream.There is following shortcoming in it: at first, this design can not satisfy when firmware program load complete after data communication requirement between dsp processor and FPGA processor, in addition, carry out with the method firmware program increase extra device: a Flash management device (programmable logic device (PLD) of integrated ROM module) and a plurality of gating gauge tap device, thus increased the single board design area and realized cost.
Summary of the invention
Purpose of the present invention will overcome the deficiencies in the prior art exactly, a kind of multiprocessor program charger and loading method are provided, on the basis that does not increase additional devices, realize a kind of scheme for the loading of multiprocessor program and data communication, solution need to be the problem of each controller chip independent reservoir of design and corresponding controllers part.
For solving above technical matters, the technical solution adopted in the present invention is: a kind of multiprocessor program charger, it is characterized in that, comprise a Flash storer, master cpu processor, at least one FPGA processor and at least one dsp processor, described Flash storer is connected with described master cpu processor, described master cpu processor is connected with at least one FPGA processor, and described each independent FPGA processor is connected with at least one dsp processor.
Further, described Flash storer is connected with described master cpu processor adopting parallel data line.
Further, when described FPGA processor quantity when being single, the GPIO mouth of described master cpu processor and the configurable port parallel join of the maximum quantity of described FPGA processor.
Further, when being a plurality of, the GPIO mouth of described master cpu processor is connected in series with the configurable port of the minimum number of described a plurality of FPGA processors respectively when described FPGA processor quantity.
Further, the HPI host interface parallel join of the FPGA (Field Programmable Gate Array) IO interface of described FPGA processor and described dsp processor
A kind of said apparatus that utilizes is realized the method that multiprocessor loads, and comprises the following steps:
1. after powering on, system directly loads described master cpu processor by the first paragraph bootloder boot of storing in described Flash storer;
2. after the second segment code CPU of described Flash storer processor application programs is loaded in the internal RAM of described master cpu processor, described master cpu processor passes through the GPIO mouth according to certain sequential, tranmitting data register and data, the FPGA configuration file of storing in described Flash storer is sent to the FPGA processor, thereby complete the loading of FPGA internal logic unit;
3. after described FPGA processor loading is completed, the internal logic unit of described FPGA processor receives the configuration data of described dsp processor on the one hand from the master cpu processor, the HPI interface of again these data being set by internal logic unit on the other hand sends to a plurality of dsp processors, loads when completing a plurality of dsp processor thereby walk abreast.
Further, when being single, described master cpu processor adopting parallel mode sends to described FPGA processor with the FPGA configuration file when described FPGA processor.
Further, when being a plurality of, described master cpu processor adopting serial mode sends to a plurality of described FPGA processors with the FPGA configuration file when described FPGA processor.
The present invention realizes completing the program loading of a plurality of processors and the design of data communication with a Flash chip in the situation that do not increase additional devices, has saved implementation space and cost.
Description of drawings
Fig. 1 is the overall connection diagram of each parts of the embodiment of the present invention;
Fig. 2 is a better connection diagram of master cpu processor and FPGA processor in the embodiment of the present invention;
Fig. 3 is another better connection diagram of master cpu processor and FPGA processor in the embodiment of the present invention;
Fig. 4 is a better connection diagram of FPGA processor and dsp processor in the embodiment of the present invention;
Fig. 5 loads data to deposit file storage form schematic diagram in the Flash storer in the embodiment of the present invention;
Fig. 6 is that in the embodiment of the present invention, multiprocessor loads schematic flow sheet.
In the accompanying drawings:
The 1-Flash storer; 2-master cpu processor; The 3-FPGA processor; The 4-DSP processor.
Embodiment
Below in conjunction with accompanying drawing, embodiments of the present invention are further described.
Shown in accompanying drawing 1, a kind of multiprocessor program charger, comprise a Flash storer 1, master cpu processor 2, at least one FPGA processor 3 and at least one dsp processor 4, described Flash storer 1 adopts the data line of parallel 16 to be connected with described master cpu processor 2, described master cpu processor 2 is connected with at least one FPGA processor 3, and described each independent FPGA processor 3 is connected with at least one dsp processor 4.
Described master cpu processor 2 has two kinds with the connected mode of FPGA processor 3:
Wherein, Fig. 2 is the High speed load pattern, adopts FPGA Parallel Boot pattern, and master cpu processor 2 utilizes at least 9 GPIO mouths, and wherein 8 GPIO mouths send parallel data signal, 1 GPIO mouth simulation clocking.Fig. 3 is multi-processor mode, adopt FPGA serial boot pattern, master cpu processor 2 utilizes at least 2 GPIO mouths, wherein 1 GPIO sends serial data signal, another GPIO sends serial clock signal, because guide two GPIO mouths of minimum use of a FPGA, the GPIO mouth of master cpu processor 2 is usually far away more than 2 GPIO, so this scheme may be used on loading the situation of many FPGA of configuration processor.
The HPI host interface parallel join of the FPGA (Field Programmable Gate Array) IO interface of described FPGA processor 3 and described dsp processor 4, as shown in Figure 4, dsp processor adopts enhanced HPI-8 (HPI-8) to design for example, this HPI interface is comprised of 8 bidirectional data lines and 10 control lines, the characteristic that has a large amount of programmable I/O mouths due to FPGA processor 3 is used for loading described dsp processor 4 so can use FPGA internal logic design HPI interface.
Below the loading method in the embodiment of the present invention is described further:
As shown in Figure 6, at first enter step 101, whole device begins energising.
Then enter step 102, in Flash storer 1 code file of storage as shown in Figure 5, the first paragraph storage space is the bootloder boot of CPU processor, directly loads described master cpu processor 2 by Flash after powering on.
In step 103, after the second segment code of described Flash storer 1 is loaded in the internal RAM of CPU processor 2, the CPU processor application programs passes through the GPIO mouth according to certain sequential, tranmitting data register and data, with the FPGA configuration file serial of Flash storer or parallelly send to FPGA processor 3, thereby complete the loading of FPGA internal logic.
In step 104, after described FPGA processor 3 loadings are completed, the internal logic unit of described FPGA processor 3 receives the configuration data of described dsp processor 4 on the one hand from master cpu processor 2, the HPI interface high-speed parallel of again these data being set by internal logic unit on the other hand sends to a plurality of dsp processors 4, thereby parallel loads when completing a plurality of dsp processor 4.
After the whole loading procedure of completing steps 105, master cpu processor 2, FPGA processor 3 and dsp processor 4 can also continue to use above-mentioned interface and carry out data communication.
The present invention is owing to adopting technique scheme, and the program that can complete master cpu processor 2, a plurality of FPGA processor 3, a plurality of dsp processor 4 loads.In the situation that the Flash storage space is enough large, the number that loads FPGA processor 3 only is subjected to the GPIO mouth restricted number of master cpu processor 2 in principle, and the number that loads dsp processor 4 only is subjected to the restriction of the programmable I/O mouth of FPGA processor 3.
The content that above-described embodiment is illustrated should be understood to these embodiment and only is used for being illustrated more clearly in the present invention, limit the scope of the invention and be not used in, after having read the present invention, those skilled in the art all fall within the application's claims limited range to the modification of the various equivalent form of values of the present invention.

Claims (8)

1. multiprocessor program charger, it is characterized in that, comprise a Flash storer (1), a master cpu processor (2), at least one FPGA processor (3) and at least one dsp processor (4), described Flash storer (1) is connected with described master cpu processor (2), described master cpu processor (2) is connected with at least one FPGA processor (3), and described each independent FPGA processor (3) is connected with at least one dsp processor (4).
2. a kind of multiprocessor program charger according to claim 1, is characterized in that, described Flash storer (1) adopts parallel data line to be connected with described master cpu processor (2).
3. a kind of multiprocessor program charger according to claim 1, it is characterized in that, when described FPGA processor (3) quantity when being single, the configurable port parallel join of maximum quantity of the GPIO mouth of described master cpu processor (2) and described FPGA processor (3).
4. a kind of multiprocessor program charger according to claim 1, it is characterized in that, when being a plurality of, the GPIO mouth of described master cpu processor (2) is connected in series with the configurable port of minimum number of described a plurality of FPGA processors (3) respectively when described FPGA processor (3) quantity.
5. a kind of multiprocessor program charger according to claim 1, is characterized in that, the HPI host interface parallel join of the FPGA (Field Programmable Gate Array) IO interface of described FPGA processor (3) and described dsp processor (4).
6. one kind is utilized the described device of claim 1 to realize the method that multiprocessor loads, and it is characterized in that, comprises the following steps:
1. after powering on, system directly loads described master cpu processor (2) by the first paragraph bootloder boot of storage in described Flash storer (1);
2. after the second segment code CPU of described Flash storer (1) processor application programs is loaded in the internal RAM of described master cpu processor (2), described master cpu processor (2) passes through the GPIO mouth according to certain sequential, tranmitting data register and data, the FPGA configuration file of storage in described Flash storer (1) is sent to FPGA processor (3), thereby complete the loading of FPGA internal logic unit;
3. after described FPGA processor (3) loading is completed, the internal logic unit of described FPGA processor (3) receives the configuration data of described dsp processor (4) on the one hand from master cpu processor (2), the HPI interface of again these data being set by internal logic unit on the other hand sends to a plurality of dsp processors (4), loads when completing a plurality of dsp processors (4) thereby walk abreast.
7. the method that loads of a kind of multiprocessor according to claim 6, it is characterized in that, when being single, described master cpu processor (2) adopts parallel mode that the FPGA configuration file is sent to described FPGA processor (3) when described FPGA processor (3).
8. the method that loads of a kind of multiprocessor according to claim 6, it is characterized in that, when being a plurality of, described master cpu processor (2) adopts serial mode that the FPGA configuration file is sent to a plurality of described FPGA processors (3) when described FPGA processor (3).
CN2013100144889A 2013-01-16 2013-01-16 Multiprocessor program loading device and loading method Pending CN103092652A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN2013100144889A CN103092652A (en) 2013-01-16 2013-01-16 Multiprocessor program loading device and loading method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2013100144889A CN103092652A (en) 2013-01-16 2013-01-16 Multiprocessor program loading device and loading method

Publications (1)

Publication Number Publication Date
CN103092652A true CN103092652A (en) 2013-05-08

Family

ID=48205263

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2013100144889A Pending CN103092652A (en) 2013-01-16 2013-01-16 Multiprocessor program loading device and loading method

Country Status (1)

Country Link
CN (1) CN103092652A (en)

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105550004A (en) * 2016-01-05 2016-05-04 新达通科技股份有限公司 Multi-system upgrading apparatus and method
CN106528155A (en) * 2016-11-10 2017-03-22 深圳怡化电脑股份有限公司 Firmware booting system, method and apparatus of checkout controller
CN106874051A (en) * 2017-02-20 2017-06-20 中国电子科技集团公司第二十九研究所 A kind of multiple FPGA high speed dynamic loading device and method based on Ethernet
CN106909425A (en) * 2017-03-03 2017-06-30 中国电子科技集团公司第五十四研究所 A kind of DSP and FPGA system online upgrading method
CN106980517A (en) * 2017-03-17 2017-07-25 杭州迪普科技股份有限公司 The method for down loading and device of a kind of firmware
CN107544815A (en) * 2016-06-28 2018-01-05 中兴通讯股份有限公司 A kind of startup method and device of multicomputer system
CN109271186A (en) * 2018-09-06 2019-01-25 郑州云海信息技术有限公司 A kind of FPGA method for updating program, device and equipment
CN109542522A (en) * 2018-11-02 2019-03-29 杭州迪普科技股份有限公司 A kind of FPGA starting method and device
CN109901890A (en) * 2019-03-07 2019-06-18 深圳忆联信息系统有限公司 A kind of method, apparatus, computer equipment and the storage medium of controller loading multi-core firmware

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20020069453A (en) * 2001-02-26 2002-09-04 삼성전자 주식회사 Program down-loading apparatus for digital signal processor
CN1987835A (en) * 2005-12-22 2007-06-27 上海贝尔阿尔卡特股份有限公司 System for realizing multiple FPGA image file serial unload and its relative computer
CN101901156A (en) * 2010-07-26 2010-12-01 四川九洲电器集团有限责任公司 Method and system for dynamically loading processor application programs
CN102347896A (en) * 2011-07-14 2012-02-08 广州海格通信集团股份有限公司 Ethernet-based platform for loading FPGA (Field Programmable Gate Array) and DSP (Digital Signal Processor) and implementation method thereof
CN203025688U (en) * 2013-01-16 2013-06-26 深圳市怡化电脑有限公司 Multiprocessor program loading device

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20020069453A (en) * 2001-02-26 2002-09-04 삼성전자 주식회사 Program down-loading apparatus for digital signal processor
CN1987835A (en) * 2005-12-22 2007-06-27 上海贝尔阿尔卡特股份有限公司 System for realizing multiple FPGA image file serial unload and its relative computer
CN101901156A (en) * 2010-07-26 2010-12-01 四川九洲电器集团有限责任公司 Method and system for dynamically loading processor application programs
CN102347896A (en) * 2011-07-14 2012-02-08 广州海格通信集团股份有限公司 Ethernet-based platform for loading FPGA (Field Programmable Gate Array) and DSP (Digital Signal Processor) and implementation method thereof
CN203025688U (en) * 2013-01-16 2013-06-26 深圳市怡化电脑有限公司 Multiprocessor program loading device

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
张德生等: "一种基于ARM-Linux的FPGA程序加载方法", 《微计算机信息》 *

Cited By (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105550004A (en) * 2016-01-05 2016-05-04 新达通科技股份有限公司 Multi-system upgrading apparatus and method
CN105550004B (en) * 2016-01-05 2018-11-23 新达通科技股份有限公司 A kind of update device and method of multisystem
CN107544815A (en) * 2016-06-28 2018-01-05 中兴通讯股份有限公司 A kind of startup method and device of multicomputer system
CN106528155A (en) * 2016-11-10 2017-03-22 深圳怡化电脑股份有限公司 Firmware booting system, method and apparatus of checkout controller
CN106528155B (en) * 2016-11-10 2020-01-14 深圳怡化电脑股份有限公司 System, method and device for starting firmware of currency detection controller
CN106874051A (en) * 2017-02-20 2017-06-20 中国电子科技集团公司第二十九研究所 A kind of multiple FPGA high speed dynamic loading device and method based on Ethernet
CN106909425A (en) * 2017-03-03 2017-06-30 中国电子科技集团公司第五十四研究所 A kind of DSP and FPGA system online upgrading method
CN106980517A (en) * 2017-03-17 2017-07-25 杭州迪普科技股份有限公司 The method for down loading and device of a kind of firmware
CN106980517B (en) * 2017-03-17 2020-10-09 杭州迪普科技股份有限公司 Firmware downloading method and device
CN109271186A (en) * 2018-09-06 2019-01-25 郑州云海信息技术有限公司 A kind of FPGA method for updating program, device and equipment
CN109542522A (en) * 2018-11-02 2019-03-29 杭州迪普科技股份有限公司 A kind of FPGA starting method and device
CN109901890A (en) * 2019-03-07 2019-06-18 深圳忆联信息系统有限公司 A kind of method, apparatus, computer equipment and the storage medium of controller loading multi-core firmware

Similar Documents

Publication Publication Date Title
CN103092652A (en) Multiprocessor program loading device and loading method
Putnam et al. A reconfigurable fabric for accelerating large-scale datacenter services
US8521929B2 (en) Virtual serial port management system and method
CN204028898U (en) The server of a kind of hard disk, any mixed insertion of compatible multiple solid state hard disc
CN108121672A (en) A kind of storage array control method and device based on Nand Flash memorizer multichannel
CN104657330A (en) High-performance heterogeneous computing platform based on x86 architecture processor and FPGA
CN103714027A (en) Data transmission method and device for direct memory access controller
CN109298839A (en) Storage controller, storage device, system and method based on PIS
CN101498963A (en) Method for reducing CPU power consumption, CPU and digital chip
CN104050133A (en) Communication device and method for realizing communication between DSP and PC by means of PCIE on basis of FPGA
CN203025688U (en) Multiprocessor program loading device
CN104765701A (en) Data access method and device
CN103226494A (en) A method for distributing multiple interrupt, a interrupt request signal distributing circuit, and a on-chip system
CN103699461A (en) Double-host machine mutual redundancy hot backup method
CN205229926U (en) 64 treater is in coordination with interconnection plate on server of way
CN104460857A (en) Peripheral component interconnect-express card and method and device for using same
CN104239084A (en) Implementing method for automatically loading DSP (digital signal processor) procedures
CN203858623U (en) Simple FPGA dynamic configuration structure
CN104408011B (en) A kind of portable type ground test equipment of multichannel data storage
CN105718333A (en) Twin-channel server mainboard main-slave CPU switching device and switching control method thereof
CN102929819B (en) For the treatment of the method for the interrupt request of the memory device in computer system
CN206331335U (en) Computer motherboard and computer
CN206178791U (en) PCIE bus bridge interface based on FPGA
CN209044575U (en) Storage controller, storage device and system based on PIS
CN204706031U (en) Serial peripheral equipment interface SPI bus circuit and electronic equipment

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
CB02 Change of applicant information

Address after: Futian District Jintian road Shenzhen City, Guangdong province 518000 No. 4018 Allianz building 27 floor A02

Applicant after: Shenzhen Yihua Computer Co., Ltd.

Applicant after: Shenzhen Yihua Time Technology Co., Ltd.

Applicant after: Shenzhen Yihua Financial Intelligent Research Institute

Address before: Futian District Jintian road Shenzhen City, Guangdong province 518000 No. 4018 Allianz building 27 floor A02

Applicant before: Shenzhen Yihua Computer Ltd.

Applicant before: Shenzhen Yihua Time Technology Co., Ltd.

Applicant before: Shenzhen Yihua Financial Intelligent Research Institute

CB02 Change of applicant information
COR Change of bibliographic data

Free format text: CORRECT: APPLICANT; FROM: SHENZHEN YIHUA COMPUTER LTD. TO: SHENZHEN YIHUA COMPUTER CO., LTD.

RJ01 Rejection of invention patent application after publication

Application publication date: 20130508

RJ01 Rejection of invention patent application after publication