CN106528155A - Firmware booting system, method and apparatus of checkout controller - Google Patents

Firmware booting system, method and apparatus of checkout controller Download PDF

Info

Publication number
CN106528155A
CN106528155A CN201610991549.0A CN201610991549A CN106528155A CN 106528155 A CN106528155 A CN 106528155A CN 201610991549 A CN201610991549 A CN 201610991549A CN 106528155 A CN106528155 A CN 106528155A
Authority
CN
China
Prior art keywords
dsp
fpga
communication interface
firmware
firmware information
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN201610991549.0A
Other languages
Chinese (zh)
Other versions
CN106528155B (en
Inventor
高锐
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shenzhen Yihua Computer Co Ltd
Shenzhen Yihua Time Technology Co Ltd
Shenzhen Yihua Financial Intelligent Research Institute
Original Assignee
Shenzhen Yihua Computer Co Ltd
Shenzhen Yihua Time Technology Co Ltd
Shenzhen Yihua Financial Intelligent Research Institute
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shenzhen Yihua Computer Co Ltd, Shenzhen Yihua Time Technology Co Ltd, Shenzhen Yihua Financial Intelligent Research Institute filed Critical Shenzhen Yihua Computer Co Ltd
Priority to CN201610991549.0A priority Critical patent/CN106528155B/en
Publication of CN106528155A publication Critical patent/CN106528155A/en
Application granted granted Critical
Publication of CN106528155B publication Critical patent/CN106528155B/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44Arrangements for executing specific programs
    • G06F9/4401Bootstrapping
    • G06F9/4411Configuring for operating with peripheral devices; Loading of device drivers
    • GPHYSICS
    • G07CHECKING-DEVICES
    • G07DHANDLING OF COINS OR VALUABLE PAPERS, e.g. TESTING, SORTING BY DENOMINATIONS, COUNTING, DISPENSING, CHANGING OR DEPOSITING
    • G07D7/00Testing specially adapted to determine the identity or genuineness of valuable papers or for segregating those which are unacceptable, e.g. banknotes that are alien to a currency

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Security & Cryptography (AREA)
  • General Engineering & Computer Science (AREA)
  • Stored Programmes (AREA)

Abstract

Embodiments of the present invention disclose a firmware booting method, apparatus and system of a checkout controller. The method comprises the steps of reading in firmware information of a first DSP from a nonvolatile storage, and downloading the firmware information of the first DSP by using a communication interface of the first DSP to the first DSP to run; reading in firmware information of a second DSP from the nonvolatile storage, and downloading the firmware information of the second DSP by using a communication interface of the second DSP to the second DSP to run; and reading in firmware information of an FPGA from the nonvolatile storage, and downloading the firmware information of the FPGA by using a communication interface of the FPGA to the FPGA to run. Parts and components are reduced, the area of the circuit board is reduced, and the power consumption is lowered; the factory programming manner is simplified; and the firmware are managed in a unified manner, the upgrading manner is simplified, and encryption and other processing are easy to perform.

Description

A kind of system of the firmware startup of currency examination controller, method and device
Technical field
The present embodiments relate to the technical field of ATM, more particularly to a kind of firmware of currency examination controller start be System, method and device.
Background technology
Currency examination device is made up of multiple control devices, and each single controller is from respective non-volatile memory device Firmware information is read, and is run in being loaded into internal memory.Therefore, non-volatile memory apparatus storage need to be placed beside each controller Corresponding firmware.The Starting mode needs each controller to possess non-volatile memory apparatus, therefore, can increase plate volume, Cost, and cause the problems such as time-consuming processing difficulties, firmware upgrade/burning and complicated firmware management.
The content of the invention
The purpose of the embodiment of the present invention be propose a kind of currency examination controller firmware start system, method and device, Aim to solve the problem that how to reduce components and parts, simplify factory's burning mode and the problem of unified firmware management.
It is that, up to this purpose, the embodiment of the present invention is employed the following technical solutions:
In a first aspect, the system that a kind of firmware of currency examination controller starts, the system includes:
ARM master controls, nonvolatile storage, a DSP, the 2nd DSP and FPGA;
The ARM master controls are connected with the nonvolatile storage, and the ARM master controls are connected with a DSP;It is described ARM master controls are connected with the 2nd DSP;The ARM master controls are connected with the FPGA.
Second aspect, a kind of method of the firmware startup of currency examination controller, methods described include:
After electricity on currency detecting system, ARM master controls operation, boot loader;
Initialize the communication interface of the communication interface, the communication interface of the 2nd DSP and FPGA of a DSP;
The ARM master controls are read in the firmware information in the nonvolatile storage and are run.
Preferably, the communication interface of the first DSP of the initialization, including:
The firmware information of a DSP is read in from nonvolatile storage, and by the communication interface of a DSP The firmware information of the first DSP is downloaded to a DSP to be run.
Preferably, the communication interface of the 2nd DSP of the initialization, including:
The firmware information of the 2nd DSP is read in from the nonvolatile storage, and by the communication of the 2nd DSP The firmware information of the 2nd DSP is downloaded to the 2nd DSP and is run by interface.
Preferably, the communication interface of the initialization FPGA, including:
The firmware information of the FPGA is read in from the nonvolatile storage, and will by the communication interface of the FPGA The firmware information of the FPGA downloads to the FPGA and is run.
The third aspect, a kind of device of the firmware startup of currency examination controller, described device include:
Starting module, for, after electricity on currency detecting system, ARM master controls run, boot loader;
Initialization module, for initializing the communication of the communication interface, the communication interface of the 2nd DSP and FPGA of a DSP Interface;
Operation module, reads in the firmware information in the nonvolatile storage for the ARM master controls and runs.
Preferably, the initialization module, specifically for:
The firmware information of a DSP is read in from nonvolatile storage, and by the communication interface of a DSP The firmware information of the first DSP is downloaded to a DSP to be run.
Preferably, the initialization module, also particularly useful for:
The firmware information of the 2nd DSP is read in from the nonvolatile storage, and by the communication of the 2nd DSP The firmware information of the 2nd DSP is downloaded to the 2nd DSP and is run by interface.
Preferably, the initialization module, also particularly useful for:
The firmware information of the FPGA is read in from the nonvolatile storage, and will by the communication interface of the FPGA The firmware information of the FPGA downloads to the FPGA and is run.
The embodiment of the present invention provides system, the method and device that a kind of firmware of currency examination controller starts, in currency detecting system After upper electricity, ARM master controls operation, boot loader;Initialize the communication interface of a DSP, the communication interface of the 2nd DSP and The communication interface of FPGA;The ARM master controls are read in the firmware information in the nonvolatile storage and are run.So as to reduce first device Part, saves device cost, reduces board area, save circuit board cost, reduce power consumption, reduce difficulty of processing;Simplify factory Burning mode, saves labour turnover;Firmware is managed collectively, and simplifies upgrading mode, is easy to encryption etc. to process.
Description of the drawings
Fig. 1 is the structural representation of the system that a kind of firmware of currency examination controller provided in an embodiment of the present invention starts;
Fig. 2 is the schematic flow sheet of the method that a kind of firmware of currency examination controller provided in an embodiment of the present invention starts;
Fig. 3 is that the functional module of the device that a kind of firmware of currency examination controller provided in an embodiment of the present invention starts is illustrated Figure.
Specific embodiment
With reference to the accompanying drawings and examples the embodiment of the present invention is described in further detail.It is understood that this The described specific embodiment in place is used only for explaining the embodiment of the present invention, rather than the restriction to the embodiment of the present invention.In addition also It should be noted that for the ease of description, the part related to the embodiment of the present invention rather than entire infrastructure are illustrate only in accompanying drawing.
With reference to Fig. 1, Fig. 1 is that the structure of the system that a kind of firmware of currency examination controller provided in an embodiment of the present invention starts is shown It is intended to.
As shown in figure 1, the system that the firmware of the currency examination controller starts includes:
Advanced Reduced Instruction system collection computer ARM master controls 101, nonvolatile storage 102, the first digital signal processor DSP103, the 2nd DSP104 and on-site programmable gate array FPGA 105;
The ARM master controls 101 are connected with the nonvolatile storage 102, the ARM master controls 101 and described first DSP103 connects;The ARM master controls 101 are connected 104 with the 2nd DSP;The ARM master controls 104 are connected with the FPGA105 Connect.
With reference to Fig. 2, Fig. 2 is that the flow process of the method that a kind of firmware of currency examination controller provided in an embodiment of the present invention starts is shown It is intended to.
As shown in Fig. 2 the method that the firmware of the currency examination controller starts includes:
Step 201, after electricity on currency detecting system, ARM master controls operation, boot loader;
Step 202, initializes the communication interface of the communication interface, the communication interface of the 2nd DSP and FPGA of a DSP;
Preferably, the communication interface of the first DSP of the initialization, including:
The firmware information of a DSP is read in from nonvolatile storage, and by the communication interface of a DSP The firmware information of the first DSP is downloaded to a DSP to be run.
Preferably, the communication interface of the 2nd DSP of the initialization, including:
The firmware information of the 2nd DSP is read in from the nonvolatile storage, and by the communication of the 2nd DSP The firmware information of the 2nd DSP is downloaded to the 2nd DSP and is run by interface.
Preferably, the communication interface of the initialization FPGA, including:
The firmware information of the FPGA is read in from the nonvolatile storage, and will by the communication interface of the FPGA The firmware information of the FPGA downloads to the FPGA and is run.
Specifically, DSP initialization McBSP communication interfaces, a DSP in ARM master control reading non-volatile storages Firmware information being downloaded to by McBSP interfaces is run in a DSP.
2nd DSP initializes McBSP communication interfaces, the 2nd DSP firmware informations in ARM master control reading non-volatile storages And downloaded to by McBSP interfaces and run in the 2nd DSP.
FPGA initializes parallel communication interface, FPGA firmware informations passes through in ARM master control reading non-volatile storages Parallel communication interface is run in downloading to FPGA.
Step 203, the ARM master controls are read in the firmware information in the nonvolatile storage and are run.
The embodiment of the present invention provides a kind of method that firmware of currency examination controller starts, and institute is read in from nonvolatile storage The firmware information of a DSP is stated, and the firmware information of a DSP is downloaded to by the communication interface by a DSP First DSP is run;The firmware information of the 2nd DSP is read in from the nonvolatile storage, and by described The firmware information of the 2nd DSP is downloaded to the 2nd DSP and is run by the communication interface of the 2nd DSP;From it is described it is non-easily Read in the firmware information of the FPGA in losing memory, and by the communication interface of the FPGA by the firmware information of the FPGA Download to the FPGA to be run.So as to reducing components and parts, reducing board area, reduce power consumption;Simplify burning side of factory Formula;Firmware is managed collectively, and simplifies upgrading mode, is easy to encryption etc. to process.
With reference to Fig. 3, Fig. 3 is the function mould of the device that a kind of firmware of currency examination controller provided in an embodiment of the present invention starts Block schematic diagram.
As shown in figure 3, the device that the firmware of the currency examination controller starts includes:
Starting module 301, for, after electricity on currency detecting system, ARM master controls run, boot loader;
Initialization module 302, for initializing the logical of communication interface, the communication interface of the 2nd DSP and the FPGA of a DSP Letter interface;
Preferably, the initialization module 302, specifically for:
The firmware information of a DSP is read in from nonvolatile storage, and by the communication interface of a DSP The firmware information of the first DSP is downloaded to a DSP to be run.
Preferably, the initialization module 302, also particularly useful for:
The firmware information of the 2nd DSP is read in from the nonvolatile storage, and by the communication of the 2nd DSP The firmware information of the 2nd DSP is downloaded to the 2nd DSP and is run by interface.
Preferably, the initialization module 302, also particularly useful for:
The firmware information of the FPGA is read in from the nonvolatile storage, and will by the communication interface of the FPGA The firmware information of the FPGA downloads to the FPGA and is transported.
Operation module 303, reads in the firmware information in the nonvolatile storage for the ARM master controls and runs.
The embodiment of the present invention provides the device that a kind of firmware of currency examination controller starts, and institute is read in from nonvolatile storage The firmware information of a DSP is stated, and the firmware information of a DSP is downloaded to by the communication interface by a DSP First DSP is run;The firmware information of the 2nd DSP is read in from the nonvolatile storage, and by described The firmware information of the 2nd DSP is downloaded to the 2nd DSP and is run by the communication interface of the 2nd DSP;From it is described it is non-easily Read in the firmware information of the FPGA in losing memory, and by the communication interface of the FPGA by the firmware information of the FPGA Download to the FPGA to be run.So as to reducing components and parts, reducing board area, reduce power consumption;Simplify burning side of factory Formula;Firmware is managed collectively, and simplifies upgrading mode, is easy to encryption etc. to process.
The know-why of the embodiment of the present invention is described above in association with specific embodiment.These descriptions are intended merely to explain this The principle of inventive embodiments, and the restriction to embodiment of the present invention protection domain can not be construed to by any way.Based on herein Explanation, those skilled in the art associate by need not paying performing creative labour the embodiment of the present invention other are concrete Embodiment, these modes are fallen within the protection domain of the embodiment of the present invention.

Claims (9)

1. the system that a kind of firmware of currency examination controller starts, it is characterised in that the system includes:
ARM master controls, nonvolatile storage, a DSP, the 2nd DSP and FPGA;
The ARM master controls are connected with the nonvolatile storage, and the ARM master controls are connected with a DSP;The ARM master Control is connected with the 2nd DSP;The ARM master controls are connected with the FPGA.
2. the method that a kind of firmware of currency examination controller starts, it is characterised in that methods described includes:
After electricity on currency detecting system, ARM master controls operation, boot loader;
Initialize the communication interface of the communication interface, the communication interface of the 2nd DSP and FPGA of a DSP;
The ARM master controls are read in the firmware information in the nonvolatile storage and are run.
3. method according to claim 2, it is characterised in that the communication interface of the first DSP of the initialization, including:
Read in the firmware information of a DSP from nonvolatile storage, and by the communication interface of a DSP by institute The firmware information for stating a DSP downloads to a DSP and is run.
4. method according to claim 2, it is characterised in that the communication interface of the 2nd DSP of the initialization, including:
The firmware information of the 2nd DSP is read in from the nonvolatile storage, and by the communication interface of the 2nd DSP The firmware information of the 2nd DSP is downloaded to the 2nd DSP to be run.
5. method according to claim 2, it is characterised in that the communication interface of the initialization FPGA, including:
The firmware information of the FPGA is read in from the nonvolatile storage, and will be described by the communication interface of the FPGA The firmware information of FPGA downloads to the FPGA and is run.
6. the device that a kind of firmware of currency examination controller starts, it is characterised in that described device includes:
Starting module, for, after electricity on currency detecting system, ARM master controls run, boot loader;
Initialization module, for initializing the communication interface of the communication interface, the communication interface of the 2nd DSP and FPGA of a DSP;
Operation module, reads in the firmware information in the nonvolatile storage for the ARM master controls and runs.
7. device according to claim 6, it is characterised in that the initialization module, specifically for:
Read in the firmware information of a DSP from nonvolatile storage, and by the communication interface of a DSP by institute The firmware information for stating a DSP downloads to a DSP and is run.
8. device according to claim 6, it is characterised in that the initialization module, also particularly useful for:
The firmware information of the 2nd DSP is read in from the nonvolatile storage, and by the communication interface of the 2nd DSP The firmware information of the 2nd DSP is downloaded to the 2nd DSP to be run.
9. device according to claim 6, it is characterised in that the initialization module, also particularly useful for:
The firmware information of the FPGA is read in from the nonvolatile storage, and will be described by the communication interface of the FPGA The firmware information of FPGA downloads to the FPGA and is run.
CN201610991549.0A 2016-11-10 2016-11-10 System, method and device for starting firmware of currency detection controller Expired - Fee Related CN106528155B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201610991549.0A CN106528155B (en) 2016-11-10 2016-11-10 System, method and device for starting firmware of currency detection controller

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201610991549.0A CN106528155B (en) 2016-11-10 2016-11-10 System, method and device for starting firmware of currency detection controller

Publications (2)

Publication Number Publication Date
CN106528155A true CN106528155A (en) 2017-03-22
CN106528155B CN106528155B (en) 2020-01-14

Family

ID=58351060

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201610991549.0A Expired - Fee Related CN106528155B (en) 2016-11-10 2016-11-10 System, method and device for starting firmware of currency detection controller

Country Status (1)

Country Link
CN (1) CN106528155B (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109360324A (en) * 2018-09-26 2019-02-19 深圳怡化电脑股份有限公司 Banknote detection method, banknote tester, finance device and computer readable storage medium
CN110780931A (en) * 2019-09-25 2020-02-11 芯创智(北京)微电子有限公司 Self-adaptive firmware starting method and system
CN111506333A (en) * 2020-04-27 2020-08-07 湖北三江航天红峰控制有限公司 double-DSP program online upgrading method and system

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102722390A (en) * 2012-06-05 2012-10-10 上海联影医疗科技有限公司 Flash-sharing device for multiprocessors and firmware program loading and upgrading method
CN103092652A (en) * 2013-01-16 2013-05-08 深圳市怡化电脑有限公司 Multiprocessor program loading device and loading method
CN105278974A (en) * 2014-06-30 2016-01-27 深圳市中兴微电子技术有限公司 Chip starting method and device

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN102722390A (en) * 2012-06-05 2012-10-10 上海联影医疗科技有限公司 Flash-sharing device for multiprocessors and firmware program loading and upgrading method
CN103092652A (en) * 2013-01-16 2013-05-08 深圳市怡化电脑有限公司 Multiprocessor program loading device and loading method
CN105278974A (en) * 2014-06-30 2016-01-27 深圳市中兴微电子技术有限公司 Chip starting method and device

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109360324A (en) * 2018-09-26 2019-02-19 深圳怡化电脑股份有限公司 Banknote detection method, banknote tester, finance device and computer readable storage medium
CN110780931A (en) * 2019-09-25 2020-02-11 芯创智(北京)微电子有限公司 Self-adaptive firmware starting method and system
CN111506333A (en) * 2020-04-27 2020-08-07 湖北三江航天红峰控制有限公司 double-DSP program online upgrading method and system

Also Published As

Publication number Publication date
CN106528155B (en) 2020-01-14

Similar Documents

Publication Publication Date Title
CN102521031B (en) Management method of preset application programs of mobile terminal and mobile terminal
US20110302572A1 (en) Embedded network device and firmware upgrading method
CN105138382A (en) Method for upgrading Android system and terminal
EP2192516A1 (en) Method for upgrading antivirus software and terminal and system thereof
US10061596B2 (en) Systems and methods for loading firmware modules
CN106528155A (en) Firmware booting system, method and apparatus of checkout controller
CN103455354A (en) Method and equipment for preventing hardware update from failing
EP3572933B1 (en) Updating firmware via a remote device
CN104065695A (en) Software update method, server, user end and system
CN103761088A (en) Multiple operation system switching method applicable to ARM (advanced risc machine) framework mobile equipment
CN106020861A (en) FOTA upgrading method and system for smart watch
CN104216719A (en) Method and device for updating android system
CN105760191A (en) Embedded system equipment programming mass production method
CN103593281A (en) Test system and test method
CN104965725A (en) SD-card based full-automatic firmware programming method for embedded equipment
CN105068819A (en) Application calling method and device and terminal
CN106303707A (en) A kind of version method for burn-recording, system and terminal
CN108121560A (en) Difference bag upgrade method, device, terminal and computer readable storage medium
CN104866397A (en) Computer System And Control Method
CN110708489A (en) Communication method, communication device, electronic device and storage medium
CN113641381A (en) DSP firmware remote upgrading device and method and industrial robot
EP2835737A1 (en) Data terminal running mode switching method, device, and data terminal
CN106095643A (en) The establishing method of systematic parameter access and server thereof
TW201734800A (en) Method for setting redundant array of independent disks
CN101299190B (en) Software upgrading method, system and built-in equipment of read-only file system

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
SE01 Entry into force of request for substantive examination
SE01 Entry into force of request for substantive examination
GR01 Patent grant
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20200114

Termination date: 20211110

CF01 Termination of patent right due to non-payment of annual fee