CN102904550A - Multi-channel synchronous waveform generator based on AD9959 - Google Patents
Multi-channel synchronous waveform generator based on AD9959 Download PDFInfo
- Publication number
- CN102904550A CN102904550A CN2012103647137A CN201210364713A CN102904550A CN 102904550 A CN102904550 A CN 102904550A CN 2012103647137 A CN2012103647137 A CN 2012103647137A CN 201210364713 A CN201210364713 A CN 201210364713A CN 102904550 A CN102904550 A CN 102904550A
- Authority
- CN
- China
- Prior art keywords
- module
- usb
- dds
- control module
- interface
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Information Transfer Systems (AREA)
Abstract
The invention discloses a multi-channel synchronous waveform generator based on AD 9959. The multi-channel synchronous waveform generator comprises a remote personal computer (PC) display and control module, a clock management module, a universal serial bus (USB) interface and control module, a digital display scope (DDS) integrated module, a low pass filter module and a waveform synthesis circuit module, the clock management module is connected with the USB interface and control module and the DDS integrated module, the remote PC display and control module is connected with an upper computer USB interface in the USB interface and control module, a 8051 kernel in the USB interface and control module is connected with a general programmable interface, a USB transceiver in the USB interface and control module is connected with an intelligent universal serial bus/serial interface engine (USB SIE) module, the general programmable interface in the USB interface and control module is connected with a phase position, amplitude and frequency controller in the DDS integrated module, a digital to analog converter (DAC) in the DDS integrated module is connected with the low pass filter module, and the low pass filter module is connected with the waveform synthesis circuit module. The multi-channel synchronous waveform generator based on AD 9959 has the advantages that the output frequency band range is wide, the output waveforms are diversified, the output frequency is stable and agile, and the output channels are multiple.
Description
Technical field
The present invention relates to high speed waveform synthesis technical field, specifically, relate to a kind of based on DDS(Direct Digital Frequency Synthesis) the high speed waveform generator.
Background technology
Waveform generator is the signal source that is widely used in the fields such as electronic measurements, communication, radar, scientific experiment, and to some degree, high-quality signal source is to realize the key of high performance index.All used high performance signal generating source in a lot of contemporary electronic systems, communication equipment or measuring system high-quality signal is provided, therefore high-quality signal generation apparatus has become requisite electronic system in modern society.
Traditional waveform generator, the output frequency band limits is narrow, and output waveform is single, and output frequency is unstable.In the practical application, sometimes prompt change of output frequency that needs waveform generator, band limits is as far as possible wide, and to be able to realize multichannel output, this is to multi-channel system (phased ultrasound system, multiple activation source electric impedance imaging system etc.) be very important, and multichannel output is wanted also will keep certain phase relation synchronously.
Traditional waveform generator is not considered the phase difference of the caused output signal of difference of unbalanced, the different chip chamber delay times of the external signal passage that produced by simulation process or PCB layout mismatch.
Based on DDS(Direct Digital Frequency Synthesis, DDS) waveform generator of Waveform Synthesis Technology, from the phase place concept, provide different voltage amplitudes by different phase places, be that phase-magnitude changes, required frequency is smoothly exported in last filtering.The advantages such as the waveform synthesis module mainly is comprised of phase accumulator, waveform look-up table, digital to analog converter and low pass filter, and it is many to have the output waveform kind, and frequency resolution is high, and frequency is switched fast, and phase place changes continuously, and integrated level is high, and volume is little, and quality is light.Development along with the VLSI technology, the integrated level of DDS is more and more higher, just can realize its repertoire on chip piece, this is that PLL equifrequent synthesis mode is difficult to reach, these features so that it be widely used at wireless communication fields such as radar, navigation.
AD9959 is the unique a multi-channel high-speed Direct Digital Frequency Synthesizers of industry that ADI company released in 2005.Therefore this chip internal is integrated four DDS nuclears can independently programme to four output channels of inside.By a synergic system clock at synchronous each passage independently of chip internal, AD9959 can effectively proofread and correct the unbalanced of external signal passage that produces owing to simulation process or PCB layout mismatch, thereby makes the system engineer go to process this usually very complicated system design problem with quite few time and efforts.
USB be a kind of efficient, quick, cheap, volume is little and support the novel serial communication interface of hot plug.Its connection of supporting a plurality of external equipments with communicate by letter, and the characteristics of plug and play can make the user directly the USB external equipment is connected to computer in the situation that does not restart computer and begin communication.The USB standard provides a cover total solution for the communication between computer and the external equipment.
Adopt at present the DDS technology to realize that the method for arbitrary waveform signal generator generally has two kinds, the one, integrated ready-made DDS chip is realized on circuit, i.e. integrated solution; The 2nd, programmable gate array (FPGA, Field-Programmable Gate Array) is inner at the scene realizes the DDS function with hardware identification code, i.e. the FPGA solution.The former interface and control mode are simple, are easy to exploitation; Latter's logic realization is complicated.The former inner integrated DAC, the outside expansion of latter DAC realizes complicatedly than the former, integrated level is high not as the former.The former is stable and reliability ratio is higher; Not rigorous logic appears in latter's internal logic design easily when pipeline processes, thereby affects reliability.
Summary of the invention
The object of the invention is to overcome the deficiencies in the prior art, provide the circuit structure based on the multi-channel synchronous of USB and AD9959 of a kind of high accuracy, fast switch speed, total digitalization simple, the waveform generator that using value is high.
For achieving the above object, the waveform generator based on USB and AD9959 of the present invention can be achieved through the following technical solutions:
Multi-channel synchronous waveform generator based on AD9959 provided by the invention comprises long-range PC demonstration and control module, Clock management module, USB interface and control module, DDS integration module, low pass filter blocks, waveform combiner circuit module; Described Clock management module is connected with control module, DDS integration module with USB interface; Long-range PC demonstration and control module and USB interface are connected with host computer USB interface in the control module; USB interface is connected with general programmable interface with 8051 kernels in the control module; USB interface is connected with intelligent USB SIE module with USB transceiver in the control module; General programmable interface in USB interface and the control module is connected with phase place, amplitude, the frequency controller in the DDS integration module; DAC in the DDS integration module is connected with low pass filter blocks; Low pass filter blocks is connected with waveform combiner circuit module.Wherein, the Clock management module produces the high steady clock source signals of high frequency, as the clock signal of this waveform generator; Long-range PC is realized the setting of frequency, phase place, amplitude, duty ratio and the conversion of working method by usb bus; Phase place, amplitude, frequency controller control DDS nuclear produce the Serial No. of respective signal waveform, be converted into ladder simulation voltage waveform by digital to analog converter, at last by the low pass filter LPF with interpolation effect with its smoothly for continuous sinusoidal waveform as output; The sine wave of output produces square wave by comparator circuit and logical circuit, and square wave produces triangular wave or sawtooth waveforms by integrator.
Described USB interface and control module module also comprise USB chip power, USB clock unit, USB memory cell, USB control unit, host computer USB interface and transmission cable interface.
Wherein, the USB chip power links to each other with the usb communication chip and operating voltage and clock signal is provided; Be provided with usb protocol and instruction set in the usb communication chip; Be provided with the USB configurator for serial ports engine and the buffering area working method, the size of type that end points is set, the meaning that the flag bit representative is set, the buffer size that each end points is set and the number of plies that arrange in the USB memory cell.
The DDS signal generation unit of four-way, the DDS signal generation unit of each passage comprises phase accumulator, phase place adder, waveform look-up table and digital to analog converter; Phase accumulator, phase place adder figure place in the DDS signal generation unit of each passage are identical, can input respectively identical with different phase control words.Phase accumulator is at N bit frequency control word FCW(Frequency Control Word) control under, take reference clock frequency f as sample rate, produce the digital linear phase sequence of signal to be synthesized, sine look up table ROM(Read Only Memory is passed through as address code in its high P position) conversion, produce the Serial No. S (n) of D position respective signal waveform, be converted into ladder simulation voltage waveform S (t) by digital to analog converter again, at last by the low pass filter LPF with interpolation effect with its smoothly for continuous sinusoidal waveform as output.The waveform signal formation of the DDS signal generation unit output of each passage has the poor waveform signal of designated phase.
Described waveform generator output 1 ~ 4 tunnel frequency, phase difference, the sine wave signal that duty ratio is adjustable, output 1 ~ 2 tunnel frequency, square wave, triangular wave and sawtooth signal that the phase difference duty ratio is adjustable.
What the waveform combiner circuit in the described waveform generator adopted is the comparator chip, this comparator chip carries out zero passage detection output digital square-wave to the sine wave signal of numerical frequency generation module output, it is carried out logical operation produce frequency, duty ratio, square-wave signal that phase difference is adjustable, then square-wave signal is produced frequency, duty ratio, triangular wave and sawtooth signal that phase difference is adjustable through integrating circuit.
Described waveform generator mainly adopts AD9959 multichannel DDS synchronizing characteristics and USB controller, realize that online programmable produces the adjustable functions such as high-precision sine wave, square wave, triangular wave and sawtooth waveforms such as frequency, phase difference, duty ratio, the multichannel that solving the general signal generator does not have to realize is exported the problem that phase difference output is non-adjustable and output frequency is low.
Description of drawings
Accompanying drawing described herein is used to provide a further understanding of the present invention, consists of the application's a part, does not consist of limitation of the invention.In the accompanying drawings,
Fig. 1 is the structural representation of waveform generator in the example of the present invention.
Fig. 2 is the principle schematic of USB controller in the example of the present invention.
Fig. 3 is the principle schematic of DDS integration module in the example of the present invention.
Fig. 4 is the principle schematic of waveform synthesis module in the example of the present invention.
Fig. 5 is the program flow diagram of USB interrupt function in the example of the present invention.
Embodiment:
Describe the present invention below in conjunction with accompanying drawing and embodiment:
The structural representation of waveform generator comprises long-range PC demonstration and control module, Clock management module, USB interface and control module, DDS integration module, low pass filter blocks, waveform combiner circuit module based on the multi-channel synchronous waveform generator of AD9959 as shown in Figure 1 among the present invention; Described Clock management module is connected with control module, DDS integration module with USB interface; Long-range PC demonstration and control module and USB interface are connected with host computer USB interface in the control module; USB interface is connected with general programmable interface with 8051 kernels in the control module; USB interface is connected with intelligent USB SIE module with USB transceiver in the control module; General programmable interface in USB interface and the control module is connected with phase place, amplitude, the frequency controller in the DDS integration module; DAC in the DDS integration module is connected with low pass filter blocks; Low pass filter blocks is connected with waveform combiner circuit module.Wherein, the Clock management module produces the high steady clock source signals of high frequency, as the clock signal of this waveform generator; Long-range PC is realized the setting of frequency, phase place, amplitude, duty ratio and the conversion of working method by usb bus; Phase place, amplitude, frequency controller control DDS nuclear produce the Serial No. of respective signal waveform, be converted into ladder simulation voltage waveform by digital to analog converter, at last by the low pass filter LPF with interpolation effect with its smoothly for continuous sinusoidal waveform as output; The sine wave of output produces square wave by comparator circuit and logical circuit, and square wave produces triangular wave and sawtooth waveforms by integrator.
The DDS integration module is the core of whole waveform generator, and USB interface and control module realize the logic control function of whole system.Long-range PC is realized the input of the long-range demand parameter of user and wave character result's demonstration.The user application of PC sends the request of receive data, and response apparatus sends response and determines whether to begin the transmission of data.After system powers on, load driver program behind system's automatic identification equipment, the firmware program of USB controller downloads to its internal processes RAM from main frame automatically by the USB cable, and computer can be obtained by user software the various configuration informations of system.
The principle schematic of USB controller as shown in Figure 2, the user application of PC sends the request of receive data, response apparatus sends response and determines whether to begin the transmission of data.After system powers on, load driver program behind system's automatic identification equipment, the firmware program of USB controller downloads to its internal processes RAM from main frame automatically by the USB cable, and computer can be obtained by user software the various configuration informations of system.The USB controller is with GPIF(General Programmable Interface, general programmable interface) pattern is controlled data acquisition and is read, serial interface engine (SIE) is responsible for finishing the functions relevant with the USB agreement such as encoding and decoding, error control, the position filling of independent serial data, it frees embedded MCU, so that the developer there is no need to study complicated USB host-host protocol, thereby be absorbed in Interface design, greatly simplify the exploitation of firmware code, shortened the development time.USB interface and peripheral circuit are directly shared the FIFO memory, at this moment enhancement mode 8501 can not participate in transfer of data, but can access the data of transmitting by the mode of FIFO or RAM, in addition, transmission between FIFO and the USB is to realize with the form of packet, is not once only to transmit 1 byte.This processing structure is called as " quantum FIFO ", and it has solved the broadband problem under the USB fast mode well.
USB interface and control module comprise USB chip power, USB clock unit, usb communication chip and USB memory cell.Wherein, the USB chip power links to each other with the usb communication chip respectively with the USB clock unit and operating voltage and clock signal is provided; Be provided with usb protocol and instruction set in the usb communication chip; Be provided with the USB configurator for serial ports engine and the buffering area working method, the size of type that end points is set, the meaning that the flag bit representative is set, the buffer size that each end points is set and the number of plies that arrange in the USB memory cell.
The principle schematic of DDS integration module as shown in Figure 3, phase place, amplitude, frequency controller in GPIF general programmable interface in USB interface and the control module and the Cypress intelligence SIE control DDS integration module, the DDS signal generation unit of four-way, the DDS signal generation unit of each passage comprises phase accumulator, phase place adder, waveform look-up table and digital to analog converter; Phase accumulator, phase place adder figure place in the DDS signal generation unit of each passage are identical, can input respectively identical with different phase control words.Phase accumulator is at N bit frequency control word FCW(Frequency Control Word) control under, take reference clock frequency f as sample rate, produce the digital linear phase sequence of signal to be synthesized, sine look up table ROM(Read Only Memory is passed through as address code in its high P position) conversion, produce the Serial No. S (n) of D position respective signal waveform, be converted into ladder simulation voltage waveform S (t) by digital to analog converter again, at last by the low pass filter LPF with interpolation effect with its smoothly for continuous sinusoidal waveform as output.The waveform signal formation of the DDS signal generation unit output of each passage has the poor waveform signal of designated phase.
The waveform combiner circuit as shown in Figure 4, what this circuit adopted is the comparator chip, this comparator chip carries out zero passage detection output digital square-wave to the sine wave signal of numerical frequency generation module output, it is carried out logical operation produce frequency, duty ratio, square-wave signal that phase difference is adjustable, then square-wave signal is produced frequency, duty ratio, triangular wave and sawtooth signal that phase difference is adjustable through integrating circuit.
This embodiment communicates in the following manner:
The first step when DDS driver is connected to computer, provides necessary information to computer, treats host computer identification USB device.
Second step, to lower end transport communication message, content mainly comprises host computer according to communication protocol: host computer Real Time Monitoring DDS running status such as connection, enables situation etc.; Upload, download, preserve the DDS parameter between host computer and the DDS driver; Host computer sends control command in real time, changes working method, state etc.
In the 3rd step, the communication message that USB interface and control module are resolved standard USB form sends interrupt requests to digital signal processing module.
In the 4th step, digital signal processing module is carried out interrupt routine, and interrupt routine is done corresponding processing according to communication protocol to communication message.Program flow diagram in the interrupt function is as shown in Figure 5:
(1) have no progeny in communication message arrives triggering, controller unit is the received communication message always, until all accept complete.
(2) can put into the data buffer zone after communication message all receives, then begin message is resolved.
(3) message header is first 8 bit data of message, when it does not meet communication protocol, then reports an error to withdraw from interruption.
(4) can judge subsequently the type of message of message, message is different by function, is divided into that parameter is upgraded, DDS order, request DDS unit return parameters three classes:
A. the message that transmits when host computer is that the DDS parameter is upgraded, and then the parameters such as each channel phases, frequency, modulation system, amplitude in the DDS integration module is updated to parameter value in the message.
B. the message that transmits when host computer is the DDS order, then judges it is which kind of DDS order, and when being bind command, then the DDS driving can return a handshake and shows the successful connection of usb communication system; When being the DDS enable command, then put the register enable bit of DDS driver, make DDS enter state to be moved.When being the DDS shutdown command, then close DDS register enable bit.
C. the message that transmits when host computer is put back to parameter for request DDS, and then the DDS driver can return response parameter, return complete after, withdraw from interruption.
In the 5th step, USB interface and control module are packaged into standard USB form with communication message, return to host computer.
Although the above is described the illustrative embodiment of the present invention; so that those skilled in the art understand the present invention; but should be understood that; the invention is not restricted to the scope of embodiment; to those skilled in the art; as long as various variations are in appended claim limited range, apparent when these change, all utilize innovation and creation that the present invention conceives all at the row of protection.
Claims (3)
1. the multi-channel synchronous waveform generator based on AD9959 is characterized in that: comprise long-range PC demonstration and control module, Clock management module, USB interface and control module, DDS integration module, low pass filter blocks, waveform combiner circuit module; Described Clock management module is connected with control module, DDS integration module with USB interface; Long-range PC demonstration and control module and USB interface are connected with host computer USB interface in the control module; USB interface is connected with general programmable interface with 8051 kernels in the control module; USB interface is connected with intelligent USB SIE module with USB transceiver in the control module; General programmable interface in USB interface and the control module be connected USB SIE and be connected with phase place, amplitude, frequency controller in the DDS integration module; DAC in the DDS integration module is connected with low pass filter blocks; Low pass filter blocks is connected with waveform combiner circuit module.Wherein, the Clock management module produces the high steady clock source signals of high frequency, as the clock signal of this waveform generator; Long-range PC is realized the setting of frequency, phase place, amplitude, duty ratio and the conversion of working method by usb bus; Phase place, amplitude, frequency controller control DDS nuclear produce the Serial No. of respective signal waveform, are converted into ladder simulation voltage waveform by digital to analog converter, and last low pass filter smoothly is that continuous sinusoidal waveform is as output with it; The sine wave of output produces square wave by comparator circuit and logical circuit, and square wave produces triangular wave or sawtooth waveforms by integrator.
2. the multi-channel synchronous waveform generator based on AD9959 according to claim 1, it is characterized in that: described USB interface and control module also comprise USB chip power, usb communication chip, USB memory cell, USB control unit, host computer USB interface and transmission cable interface.
3. the multi-channel synchronous waveform generator based on AD9959 according to claim 1, it is characterized in that: the DDS signal generation unit of four-way, the DDS signal generation unit of each passage comprises phase accumulator, phase place adder, waveform look-up table and digital to analog converter; Phase accumulator, phase place adder figure place in the DDS signal generation unit of each passage are identical, can input respectively identical or different phase control words.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2012103647137A CN102904550A (en) | 2012-09-26 | 2012-09-26 | Multi-channel synchronous waveform generator based on AD9959 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN2012103647137A CN102904550A (en) | 2012-09-26 | 2012-09-26 | Multi-channel synchronous waveform generator based on AD9959 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CN102904550A true CN102904550A (en) | 2013-01-30 |
Family
ID=47576625
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2012103647137A Pending CN102904550A (en) | 2012-09-26 | 2012-09-26 | Multi-channel synchronous waveform generator based on AD9959 |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102904550A (en) |
Cited By (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103607183A (en) * | 2013-12-02 | 2014-02-26 | 哈尔滨理工大学 | Multi-channel separation function signal generator and signal generating method |
| CN103630881A (en) * | 2013-10-28 | 2014-03-12 | 武汉滨湖电子有限责任公司 | Online synchronous regulating circuit and method for use in distributed waveform generation |
| CN106598136A (en) * | 2016-12-12 | 2017-04-26 | 浪潮电子信息产业股份有限公司 | Universal signal source apparatus and realization method |
| CN107402596A (en) * | 2017-08-08 | 2017-11-28 | 电子科技大学 | A kind of AWG based on instruction architecture |
| CN108096703A (en) * | 2018-02-02 | 2018-06-01 | 陕西智联脑控科技有限公司 | A kind of multichannel transcranial electrical stimulation device and its method |
| CN108627809A (en) * | 2017-03-15 | 2018-10-09 | 武汉玉航科技有限公司 | One kind being based on FPGA real-time radar signal generating means and modulator approach |
| CN109613954A (en) * | 2018-12-28 | 2019-04-12 | 北方民族大学 | A kind of modulated current feedback circuit of large-power broadband |
| CN110287043A (en) * | 2019-07-01 | 2019-09-27 | 山东浪潮人工智能研究院有限公司 | A kind of AWG control method and AWG control system |
| CN111092622A (en) * | 2019-12-30 | 2020-05-01 | 浙江三维通信科技有限公司 | Method and device for generating frequency sweep interference signal |
| CN112803924A (en) * | 2021-03-29 | 2021-05-14 | 常州工学院 | Piezoelectric device and drive signal generator |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5451892A (en) * | 1994-10-03 | 1995-09-19 | Advanced Micro Devices | Clock control technique and system for a microprocessor including a thermal sensor |
| CN1355605A (en) * | 2000-09-28 | 2002-06-26 | 精工爱普生株式会社 | Waveform generator, display device and electronic equipment |
| CN201780314U (en) * | 2010-08-12 | 2011-03-30 | 中国北车股份有限公司大连电力牵引研发中心 | Novel voltage waveform generator based on digital signal processor |
-
2012
- 2012-09-26 CN CN2012103647137A patent/CN102904550A/en active Pending
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5451892A (en) * | 1994-10-03 | 1995-09-19 | Advanced Micro Devices | Clock control technique and system for a microprocessor including a thermal sensor |
| CN1355605A (en) * | 2000-09-28 | 2002-06-26 | 精工爱普生株式会社 | Waveform generator, display device and electronic equipment |
| CN201780314U (en) * | 2010-08-12 | 2011-03-30 | 中国北车股份有限公司大连电力牵引研发中心 | Novel voltage waveform generator based on digital signal processor |
Non-Patent Citations (2)
| Title |
|---|
| 张广军等: "基于高性能DDS芯片AD9959的超宽带步进频率探地雷达设计", 《电子工程师》, vol. 34, no. 4, 30 April 2008 (2008-04-30) * |
| 张颖立等: "基于DDS的多通过信号源设计", 《现代电子技术》, vol. 34, no. 24, 31 December 2011 (2011-12-31), pages 177 - 180 * |
Cited By (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103630881A (en) * | 2013-10-28 | 2014-03-12 | 武汉滨湖电子有限责任公司 | Online synchronous regulating circuit and method for use in distributed waveform generation |
| CN103630881B (en) * | 2013-10-28 | 2015-11-18 | 武汉滨湖电子有限责任公司 | A kind of distributed waveform generation on-line synchronous Circuit tuning and method |
| CN103607183B (en) * | 2013-12-02 | 2016-09-28 | 哈尔滨理工大学 | A kind of multi-channel separation function signal generator and signal generating method |
| CN103607183A (en) * | 2013-12-02 | 2014-02-26 | 哈尔滨理工大学 | Multi-channel separation function signal generator and signal generating method |
| CN106598136A (en) * | 2016-12-12 | 2017-04-26 | 浪潮电子信息产业股份有限公司 | Universal signal source apparatus and realization method |
| CN108627809A (en) * | 2017-03-15 | 2018-10-09 | 武汉玉航科技有限公司 | One kind being based on FPGA real-time radar signal generating means and modulator approach |
| CN107402596B (en) * | 2017-08-08 | 2020-03-24 | 电子科技大学 | Arbitrary waveform generator based on instruction framework |
| CN107402596A (en) * | 2017-08-08 | 2017-11-28 | 电子科技大学 | A kind of AWG based on instruction architecture |
| CN108096703A (en) * | 2018-02-02 | 2018-06-01 | 陕西智联脑控科技有限公司 | A kind of multichannel transcranial electrical stimulation device and its method |
| CN109613954A (en) * | 2018-12-28 | 2019-04-12 | 北方民族大学 | A kind of modulated current feedback circuit of large-power broadband |
| CN110287043A (en) * | 2019-07-01 | 2019-09-27 | 山东浪潮人工智能研究院有限公司 | A kind of AWG control method and AWG control system |
| CN111092622A (en) * | 2019-12-30 | 2020-05-01 | 浙江三维通信科技有限公司 | Method and device for generating frequency sweep interference signal |
| CN112803924A (en) * | 2021-03-29 | 2021-05-14 | 常州工学院 | Piezoelectric device and drive signal generator |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102904550A (en) | Multi-channel synchronous waveform generator based on AD9959 | |
| CN202929519U (en) | Multichannel phase adjustable signal generator | |
| CN104866452B (en) | Multi-serial extension method based on FPGA and TL16C554A | |
| CN102184148B (en) | AT96 bus controller IP (internet protocol) core based on FPGA (field programmable gate array) and construction method thereof | |
| CN105808396A (en) | Chip debugging device, debugging method and SOC (System of Chip) chip system | |
| CN102354256A (en) | Multi-channel synchronizing signal generator based on field program gate array (FPGA) and AD9959 | |
| CN104765335B (en) | A kind of frequency pulse selector switch and system of selection | |
| CN104777457A (en) | Time sequence control device and method for frequency scanning beam | |
| CN110658884B (en) | FPGA-based multi-channel signal generator waveform synchronization method and system | |
| US20130246831A1 (en) | Selection device, selection method and information processing device | |
| CN103901402A (en) | Reconstructed FPGA radar digital signal processing assembly and reconstructed FPGA radar digital signal processing method | |
| CN205038478U (en) | IP kernel takes place to use for wave form based on UART interface | |
| CN204681338U (en) | A kind of clock generation circuit of digital signal processor | |
| CN103279378A (en) | Control method of SAR (synthetic aperture radar) echo signal simulator radio-frequency subsystem | |
| CN103995797A (en) | Method for communication between FFT coprocessor and main processor | |
| CN116954192A (en) | Function test method, system and device of bus controller and readable storage medium | |
| CN101158717B (en) | False satellite baseband signal maker and control method of built-in processor thereof | |
| CN106443602A (en) | Miniaturized wireless control test equipment | |
| CN110765047A (en) | Digital signal control system based on instruction set, FPGA module and method | |
| CN202975317U (en) | Reconstructed FPGA radar digital signal processing assembly | |
| CN206505295U (en) | A kind of four-way coherent signal generating means | |
| WO2022100148A1 (en) | Backplane communication device and control method therefor, and storage medium | |
| CN106326172B (en) | A kind of APB bus slave Interface Expanding circuit and its application method | |
| CN214586491U (en) | Vector signal generating module | |
| CN114443219A (en) | Real-time simulation method, real-time simulation system and readable storage medium |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C02 | Deemed withdrawal of patent application after publication (patent law 2001) | ||
| WD01 | Invention patent application deemed withdrawn after publication |
Application publication date: 20130130 |