CN102789974B - Method for Improving Chemical Mechanical Planarization Uniformity of Shallow Trench Isolation - Google Patents
Method for Improving Chemical Mechanical Planarization Uniformity of Shallow Trench Isolation Download PDFInfo
- Publication number
- CN102789974B CN102789974B CN201110125319.3A CN201110125319A CN102789974B CN 102789974 B CN102789974 B CN 102789974B CN 201110125319 A CN201110125319 A CN 201110125319A CN 102789974 B CN102789974 B CN 102789974B
- Authority
- CN
- China
- Prior art keywords
- silicon oxide
- ion implantation
- shallow trench
- ion
- angle
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Element Separation (AREA)
Abstract
本发明公开了提高浅沟槽隔离化学机械平坦化均匀性的方法,包括:在浅沟槽中淀积形成氧化硅隔离层,所述氧化硅隔离层具有凸出部分和凹陷部分;执行离子注入,改变所述凸出部分的结晶状态;对所述氧化硅隔离层执行化学机械抛光,直至露出停止层。依照本发明的提高浅沟槽隔离化学机械平坦化均匀性的方法,采用了离子注入与氧化硅CMP工艺复合使用,通过对凸出部分氧化硅进行离子注入处理,来提高CMP研磨液对凸出部分氧化硅的材料移除速率。在STI CMP过程中,达到降低浅沟槽隔离区和非隔离区上方氧化层的厚度落差的目的,从而提高STICMP工艺的平坦化均匀性,即降低产生凹陷缺陷的程度。
The invention discloses a method for improving the chemical mechanical planarization uniformity of the shallow trench isolation, comprising: depositing and forming a silicon oxide isolation layer in the shallow trench, the silicon oxide isolation layer having a protruding part and a concave part; performing ion implantation , changing the crystallization state of the protruding portion; performing chemical mechanical polishing on the silicon oxide isolation layer until the stop layer is exposed. According to the method for improving the chemical mechanical planarization uniformity of the shallow trench isolation of the present invention, the combination of ion implantation and silicon oxide CMP technology is used, and the ion implantation treatment is performed on the protruding part of the silicon oxide to improve the impact of the CMP polishing liquid on the protruding parts. Material removal rate for partial silicon oxide. In the STI CMP process, the purpose of reducing the thickness drop of the oxide layer above the shallow trench isolation region and the non-isolation region is achieved, thereby improving the planarization uniformity of the STICMP process, that is, reducing the degree of depression defects.
Description
技术领域 technical field
本发明涉及一种半导体器件的制造方法,特别是涉及一种提高浅沟槽隔离化学机械平坦化均匀性的方法。The invention relates to a method for manufacturing a semiconductor device, in particular to a method for improving the chemical mechanical planarization uniformity of shallow trench isolation.
背景技术 Background technique
从0.25um技术节点引入浅沟槽隔离(STI)技术以来,使得器件高密度隔离成为可能。随技术节点不断缩小,为提高器件密度和隔离效果,浅沟槽本身的纵深比(aspect ratio,简称AR)随之不断增加。高密度等离子体化学气相沉积(HDP-CVD)是填充浅沟槽的主流技术。该技术通过边淀积边刻蚀的循环工艺,克服了沟槽顶部可能存在的封口难题,完成对大AR沟槽结构的填充,氧化硅填充后效果见附图1。其中硅衬底1上依次形成有垫氧化层和氮化硅层2,蚀刻形成有多个AR较大的STI后采用HDP-CVD二氧化硅填充这些STI,沉积的氧化硅与垫氧化层的二氧化硅连接起来,形成氧化硅层3。Since the introduction of shallow trench isolation (STI) technology from the 0.25um technology node, high-density isolation of devices has become possible. As technology nodes continue to shrink, in order to improve device density and isolation effects, the aspect ratio (AR) of the shallow trench itself continues to increase. High-density plasma chemical vapor deposition (HDP-CVD) is the mainstream technique for filling shallow trenches. This technology overcomes the possible sealing problem at the top of the trench through the cyclic process of deposition and etching, and completes the filling of the large AR trench structure. The effect after silicon oxide filling is shown in Figure 1. Among them, a pad oxide layer and a silicon nitride layer 2 are sequentially formed on the silicon substrate 1, and a plurality of STIs with a large AR are formed by etching. After these STIs are filled with HDP-CVD silicon dioxide, the deposited silicon oxide and the pad oxide layer The silicon dioxide is connected to form the silicon oxide layer 3 .
随浅沟槽纵深比(aspect ratio)的不断增大,在HDP-CVD后,浅沟槽隔离区内与非浅沟槽隔离区(激活区)上方的氧化硅厚度落差变得越来越大,这为下一步浅沟槽隔离化学机械平坦化(STI CMP)工艺对晶圆芯片内部均匀性的控制提出了很大挑战。由于存在大的氧化硅厚度落差(图1中氧化硅层3的顶部的高度差,例如为),在STI CMP工艺中,这种厚度落差无法直接通过CMP工艺消除,并会一直遗传到CMP工艺结束,造成浅沟槽内部分氧化硅磨掉,形成凹陷(dishing)缺陷,造成器件电学性能下降,甚至良率的降低,见附图2。As the shallow trench aspect ratio (aspect ratio) continues to increase, after HDP-CVD, the silicon oxide thickness gap between the shallow trench isolation region and the non-shallow trench isolation region (active region) becomes larger and larger , which poses a great challenge to the control of the internal uniformity of the wafer chip in the next shallow trench isolation chemical mechanical planarization (STI CMP) process. Due to the large silicon oxide thickness drop (the height difference at the top of the silicon oxide layer 3 in FIG. 1 is, for example, ), in the STI CMP process, this thickness difference cannot be eliminated directly by the CMP process, and will be inherited until the end of the CMP process, causing part of the silicon oxide in the shallow trench to be worn away, forming a dishing defect, and causing the electrical performance of the device decline, or even a reduction in yield, see Figure 2.
总而言之,当前的HDP-CVD填充高AR的STI时,较大的氧化硅厚度差使得CMP均匀性降低,造成器件缺陷。All in all, when the current HDP-CVD fills the STI with high AR, the large silicon oxide thickness difference reduces the CMP uniformity and causes device defects.
发明内容 Contents of the invention
因此,本发明的目的在于提高STI CMP均匀性以提高器件的可靠性。Therefore, the object of the present invention is to improve the STI CMP uniformity to improve the reliability of the device.
本发明提供了一种提高浅沟槽隔离化学机械平坦化均匀性的方法,包括:在浅沟槽中淀积形成氧化硅隔离层,所述氧化硅隔离层具有凸出部分和凹陷部分;执行离子注入,改变所述凸出部分的结晶状态;对所述氧化硅隔离层执行化学机械抛光,直至露出停止层。The invention provides a method for improving the chemical mechanical planarization uniformity of the shallow trench isolation, comprising: depositing and forming a silicon oxide isolation layer in the shallow trench, and the silicon oxide isolation layer has a protruding part and a concave part; ion implantation, changing the crystal state of the protruding part; performing chemical mechanical polishing on the silicon oxide isolation layer until the stop layer is exposed.
其中,所述离子注入的步骤包括,在所述氧化硅隔离层上涂敷光刻胶,曝光显影之后暴露所述凸出部分,保留所述凹陷部分处的光刻胶,以保留的光刻胶为掩模进行垂直离子注入。其中,所述曝光显影使用的掩模板与形成所述浅沟槽的掩模板互补,垂直离子注入之后去除所述光刻胶。Wherein, the step of ion implantation includes coating photoresist on the silicon oxide isolation layer, exposing the protruding part after exposure and development, and retaining the photoresist at the recessed part, so that the remaining photoresist Glue is used as a mask for vertical ion implantation. Wherein, the mask used for the exposure and development is complementary to the mask used for forming the shallow trench, and the photoresist is removed after the vertical ion implantation.
其中,所述离子注入的步骤包括,依据所述凸出部分的高度H和所述浅沟槽的宽度L确定注入倾角θ,以所述倾角θ对所述凸出部分执行倾斜离子注入。其中,在执行所述倾斜离子注入之后,还包括对所述凸出部分的第二次倾斜离子注入,所述第二次倾斜离子注入与所述倾斜离子注入对称。其中,通过旋转晶圆或旋转注入源来实现倾斜离子注入和/或第二次倾斜离子注入。Wherein, the step of ion implantation includes determining an implantation inclination angle θ according to the height H of the protruding portion and the width L of the shallow trench, and performing oblique ion implantation on the protruding portion with the inclination angle θ. Wherein, after performing the oblique ion implantation, a second oblique ion implantation to the protruding portion is further included, and the second oblique ion implantation is symmetrical to the oblique ion implantation. Wherein, the inclined ion implantation and/or the second inclined ion implantation are realized by rotating the wafer or rotating the implantation source.
其中,所述离子注入的种类包括H、C、N、B、BF2、In、P、As、Sb及其组合。其中,所述离子注入的剂量为1×1014至5×1015/cm2,注入能量为10KeV至150KeV。其中,所述化学机械抛光使用SiO2基研磨液或CeO2基研磨液。其中,所述化学机械抛光使用硬抛光垫或软抛光垫。Wherein, the types of ion implantation include H, C, N, B, BF 2 , In, P, As, Sb and combinations thereof. Wherein, the ion implantation dose is 1×10 14 to 5×10 15 /cm 2 , and the implantation energy is 10KeV to 150KeV. Wherein, the chemical mechanical polishing uses a SiO2-based grinding liquid or a CeO2-based grinding liquid. Wherein, the chemical mechanical polishing uses a hard polishing pad or a soft polishing pad.
依照本发明的提高浅沟槽隔离化学机械平坦化均匀性的方法,采用了离子注入与氧化硅CMP工艺复合使用,通过对凸出部分氧化硅进行离子注入处理,来提高CMP研磨液对凸出部分氧化硅的材料移除速率。在STI CMP过程中,达到降低浅沟槽隔离区和非隔离区上方氧化层的厚度落差的目的,从而提高STI CMP工艺的平坦化均匀性,即降低产生凹陷缺陷的程度。According to the method for improving the chemical mechanical planarization uniformity of the shallow trench isolation of the present invention, the combination of ion implantation and silicon oxide CMP technology is used, and the ion implantation treatment is performed on the protruding part of the silicon oxide to improve the impact of the CMP polishing liquid on the protruding parts. Material removal rate for partial silicon oxide. In the STI CMP process, the purpose of reducing the thickness drop of the oxide layer above the shallow trench isolation area and the non-isolation area is achieved, thereby improving the planarization uniformity of the STI CMP process, that is, reducing the degree of depression defects.
本发明所述目的,以及在此未列出的其他目的,在本申请独立权利要求的范围内得以满足。本发明的实施例限定在独立权利要求中,具体特征限定在其从属权利要求中。The stated objects of the invention, as well as other objects not listed here, are met within the scope of the independent claims of the present application. Embodiments of the invention are defined in the independent claim and specific features are defined in its dependent claims.
附图说明 Description of drawings
以下参照附图来详细说明本发明的技术方案,其中:Describe technical scheme of the present invention in detail below with reference to accompanying drawing, wherein:
图1显示了现有技术的HDP-CVD填充高AR的STI的剖面示意图;Figure 1 shows a schematic cross-sectional view of an STI filled with high AR by HDP-CVD in the prior art;
图2显示了现有技术的STI CMP的剖面示意图;Fig. 2 has shown the schematic cross-section of the STI CMP of prior art;
图3至图5显示了依照本发明一个实施例的垂直离子注入各步骤的剖面示意图;3 to 5 show schematic cross-sectional views of various steps of vertical ion implantation according to an embodiment of the present invention;
图6和图7显示了依照本发明另一个实施例的倾斜离子注入各步骤的剖面示意图;以及6 and 7 show schematic cross-sectional views of various steps of inclined ion implantation according to another embodiment of the present invention; and
图8和图9显示了依照本发明的离子注入之后CMP各步骤的剖面示意图。8 and 9 show schematic cross-sectional views of various steps of CMP after ion implantation according to the present invention.
具体实施方式 Detailed ways
以下参照附图并结合示意性的实施例来详细说明本发明技术方案的特征及其技术效果,公开了提高STI CMP均匀性的方法。需要指出的是,类似的附图标记表示类似的结构,本申请中所用的术语“第一”、“第二”、“上”、“下”等等可用于修饰各种器件结构或工艺步骤。这些修饰除非特别说明并非暗示所修饰器件结构或工艺步骤的空间、次序或层级关系。The features and technical effects of the technical solution of the present invention will be described in detail below with reference to the accompanying drawings and in conjunction with schematic embodiments, and a method for improving the uniformity of STI CMP is disclosed. It should be pointed out that similar reference numerals represent similar structures, and the terms "first", "second", "upper", "lower" and the like used in this application can be used to modify various device structures or process steps . These modifications do not imply spatial, sequential or hierarchical relationships of the modified device structures or process steps unless otherwise specified.
申请人经过大量试验及其数据分析发现,氧化硅经过离子注入后,其化学键及结晶状态被破坏,因此会大大增强研磨液对离子注入处理氧化硅的化学腐蚀作用,从而提高其材料移除速率。因此本发明的主要思想是通过对凸出部分氧化硅进行离子注入处理,来提高CMP研磨液对凸出部分氧化硅的材料移除速率。在STI CMP过程中,达到降低浅沟槽隔离区和非隔离区上方氧化层的厚度落差的目的,从而提高STI CMP工艺的平坦化均匀性,即降低产生凹陷缺陷的程度。After a large number of experiments and data analysis, the applicant found that after the ion implantation of silicon oxide, its chemical bond and crystallization state are destroyed, so the chemical corrosion effect of the polishing liquid on the ion implanted silicon oxide will be greatly enhanced, thereby increasing its material removal rate . Therefore, the main idea of the present invention is to increase the material removal rate of the silicon oxide on the protruding part by the CMP slurry by performing ion implantation on the protruding part of the silicon oxide. In the STI CMP process, the purpose of reducing the thickness drop of the oxide layer above the shallow trench isolation area and the non-isolation area is achieved, thereby improving the planarization uniformity of the STI CMP process, that is, reducing the degree of depression defects.
实施例1Example 1
图3至图5显示了依照本发明实施例1的垂直离子注入以提高氧化硅移除速率的各步骤的剖面示意图。3 to 5 are schematic cross-sectional views showing various steps of vertical ion implantation to increase silicon oxide removal rate according to Embodiment 1 of the present invention.
首先参照图3,在衬底1上形成垫氧化硅层和氮化硅层2,光刻/刻蚀形成高AR的STI,然后采用HDP-CVD以二氧化硅填充高AR的STI,填充的二氧化硅与垫氧化层接合形成氧化硅隔离层3。在氧化硅隔离层3淀积完后,对整片晶圆涂覆光刻胶;用浅沟槽隔离的反向光罩(即与形成STI所用的曝光掩模板互补),经过曝光,显影,将非浅沟槽区域凸出部分的氧化硅暴露出来,并保留住位于凹陷部分处的光刻胶4,如图3中网格部分所示。First, referring to Figure 3, a pad silicon oxide layer and a silicon nitride layer 2 are formed on the substrate 1, and a high AR STI is formed by photolithography/etching, and then HDP-CVD is used to fill the high AR STI with silicon dioxide, and the filled The silicon dioxide is bonded with the pad oxide layer to form a silicon oxide isolation layer 3 . After the silicon oxide isolation layer 3 is deposited, the entire wafer is coated with photoresist; the reverse mask (that is, complementary to the exposure mask used to form STI) with shallow trench isolation is exposed, developed, The silicon oxide in the protruding part of the non-shallow trench region is exposed, and the photoresist 4 in the concave part is retained, as shown in the grid part in FIG. 3 .
其次,参照图4,根据氧化硅3凸出部分的高度,选择合适的离子注入条件,对凸出部分进行垂直离子注入处理,如图4箭头所示。离子注入深度等于或小于氧化硅落差厚度。具体地,对于本发明的氧化硅厚度落差为时,注入的离子种类包括但不限于H、C、N、B、BF2、In、P、As或Sb中的至少一种及其组合,注入的剂量为1×1014至5×1015/cm2,注入能量为10KeV至150KeV。进行垂直离子注入之后,氧化硅层3顶部突出的区域,也即非STI区域因为暴露在注入离子氛围中,其化学键及结晶状态被破坏,因此会大大增强研磨液对离子注入处理氧化硅的化学腐蚀作用,从而提高其材料移除速率。Next, referring to FIG. 4 , according to the height of the protruding portion of the silicon oxide 3 , select appropriate ion implantation conditions, and perform vertical ion implantation on the protruding portion, as shown by the arrow in FIG. 4 . The ion implantation depth is equal to or less than the silicon oxide drop thickness. Specifically, for the silicon oxide thickness drop of the present invention is When , the implanted ion species include but not limited to at least one of H, C, N, B, BF 2 , In, P, As or Sb and combinations thereof, and the implanted dose is 1×10 14 to 5×10 15 /cm 2 , the implantation energy is 10KeV to 150KeV. After the vertical ion implantation, the protruding area at the top of the silicon oxide layer 3, that is, the non-STI area, is exposed to the implanted ion atmosphere, and its chemical bond and crystallization state are destroyed, thus greatly enhancing the chemical resistance of the polishing solution to the ion implantation treatment of silicon oxide. Corrosive action, thereby increasing its material removal rate.
再次,参照图5,垂直离子注入后,通过湿法腐蚀或干法及湿法腐蚀去除掉光刻胶,并将晶圆干燥。湿法去胶可使用丙酮和芳香族有机溶剂,也可使用硫酸和双氧水。干法去胶可采用含氧的等离子反应蚀刻去除光刻胶,将有机物的光刻胶氧化成气体并由真空系统抽走。图5中凸出的氧化硅层3中,点纹部分代表因离子注入而发生的化学键及结晶状态破坏。Again, referring to FIG. 5 , after the vertical ion implantation, the photoresist is removed by wet etching or dry and wet etching, and the wafer is dried. Wet degumming can use acetone and aromatic organic solvents, as well as sulfuric acid and hydrogen peroxide. Dry stripping can use oxygen-containing plasma reactive etching to remove photoresist, oxidize organic photoresist into gas and pump it away by vacuum system. In the protruding silicon oxide layer 3 in FIG. 5 , the dotted part represents the chemical bond and crystallization state destruction caused by ion implantation.
离子注入改变氧化硅层结晶状态之后,继续采用CMP以平坦化氧化硅层,参见附图8和9。将离子注入处理后的晶圆进行氧化硅CMP处理,见图8,采用旋转的抛光垫在研磨液作用下平坦化氧化硅层3,直至露出作为CMP停止层的氮化硅层2。CMP可采用硬抛光垫或者软抛光垫,例如0.08英寸厚的Rodel IC1000与0.05英寸厚的SUBA IV衬垫叠加,研磨盘转速约为25~90r/min,压力在3~8psi。CMP的研磨液可以是SiO2基研磨液,也可以是CeO2基研磨液,研磨液流量约为50~125mL/min,其中可加入KOH以软化氧化硅。由于凸出部分的氧化硅经离子注入后,其化学键及结晶状态被破坏,因此会增强研磨液对凸出氧化硅的化学腐蚀作用,提高CMP过程中对凸出氧化硅的移除速率,从而在研磨过程中,不会将厚度落差遗传给浅沟槽内的氧化硅,减小浅沟槽内氧化硅的凹陷,见图9,可知最终得到的STI平整度优于如图2所示的传统CMP方法得到的结果。After ion implantation changes the crystalline state of the silicon oxide layer, CMP is continued to planarize the silicon oxide layer, see FIGS. 8 and 9 . The ion-implanted wafer is subjected to silicon oxide CMP treatment, as shown in FIG. 8 , using a rotating polishing pad to planarize the silicon oxide layer 3 under the action of a polishing liquid until the silicon nitride layer 2 serving as a CMP stop layer is exposed. CMP can use a hard polishing pad or a soft polishing pad, such as a 0.08-inch thick Rodel IC1000 and a 0.05-inch thick SUBA IV pad, the grinding disc speed is about 25-90r/min, and the pressure is 3-8psi. The grinding liquid of CMP can be SiO 2 base grinding liquid, also can be CeO 2 base grinding liquid, the flow rate of grinding liquid is about 50-125mL/min, KOH can be added in it to soften silicon oxide. Since the chemical bond and crystalline state of the silicon oxide in the protruding part are destroyed after ion implantation, the chemical corrosion effect of the polishing liquid on the protruding silicon oxide will be enhanced, and the removal rate of the protruding silicon oxide in the CMP process will be increased, thereby During the grinding process, the thickness drop will not be inherited to the silicon oxide in the shallow trench, and the depression of the silicon oxide in the shallow trench will be reduced. See Figure 9. It can be seen that the final STI flatness is better than that shown in Figure 2. Results obtained by conventional CMP methods.
实施例2Example 2
图6至图7显示了依照本发明实施例2的倾斜离子注入以提高氧化硅移除速率的各步骤的剖面示意图。FIG. 6 to FIG. 7 show cross-sectional schematic diagrams of various steps of inclined ion implantation to increase silicon oxide removal rate according to Embodiment 2 of the present invention.
参照图6,在氧化硅隔离层3淀积完后,首先依据图形的高度H和间距L,确定注入的倾角。为保证离子注入时,凹陷处氧化硅不被注入,需要确定注入倾角θ,其表达式为θ≈arctan(H/L),也即注入倾角θ约等于arctan(H/L),其中H和L可由版图设计及量测手段获得。具体地,在本发明中,H为氧化硅层厚度落差,为L为浅沟槽STI的宽度,例如确定注入倾角之后,执行倾斜离子注入,注入的离子种类包括但不限于H、C、N、B、BF2、In、P、As或Sb中的至少一种及其组合,注入的剂量为1×1014至5×1015/cm2,注入能量为10KeV至150KeV。注入的离子由于倾角的合理选择,使其绝大部分都分布在非STI区域,也即氧化硅层3顶部突出的区域,其化学键及结晶状态被破坏,因此会大大增强研磨液对离子注入处理氧化硅的化学腐蚀作用,从而提高其材料移除速率。Referring to FIG. 6, after the silicon oxide isolation layer 3 is deposited, the inclination angle of the implantation is firstly determined according to the height H and spacing L of the pattern. In order to ensure that silicon oxide is not implanted in the recess during ion implantation, it is necessary to determine the implantation inclination angle θ, the expression of which is θ≈arctan(H/L), that is, the implantation inclination angle θ is approximately equal to arctan(H/L), where H and L can be obtained by layout design and measurement methods. Specifically, in the present invention, H is the difference in thickness of the silicon oxide layer, which is L is the width of the shallow trench STI, for example After determining the implantation inclination angle, perform inclined ion implantation, the implanted ion species includes but not limited to at least one of H, C, N, B, BF 2 , In, P, As or Sb and combinations thereof, and the implanted dose is 1 ×10 14 to 5×10 15 /cm 2 , and the implantation energy is 10KeV to 150KeV. Due to the reasonable selection of the inclination angle, most of the implanted ions are distributed in the non-STI area, that is, the area where the top of the silicon oxide layer 3 protrudes, and its chemical bonds and crystallization state are destroyed, so the ion implantation process of the polishing liquid will be greatly enhanced. Chemical etching of silicon oxide, thereby increasing its material removal rate.
如果凸出部分氧化硅厚度较厚,为保证对凸出部分的氧化硅尽可能全面注入;从对称方向,使用相同倾角和注入条件再注入一次,见图7,其中点纹部分代表结晶状态被改变。此步注入可根据实际氧化硅厚度确认是否需要;若第一次注入可保证凸出部分都会被注入离子达到,可不采取此步对称注入;若第一次注入不能使凸出部分被注入离子完全打到,需要采取此步对称注入,对称注入的倾角θ与前述相同。可通过旋转晶圆或者旋转注入源来实现第一次倾斜离子注入和/或第二次倾斜离子注入,以确保凸出部分被均匀注入离子,以使得凸出部分的结晶状态都能发生改变。If the thickness of the silicon oxide in the protruding part is thicker, in order to ensure that the silicon oxide in the protruding part is implanted as fully as possible; from the symmetrical direction, use the same inclination angle and implantation conditions to inject it again, see Figure 7, where the dotted part represents the crystallization state. Change. This step of implantation can be confirmed according to the actual thickness of silicon oxide; if the first implantation can ensure that the protruding part will be reached by the implanted ions, this step of symmetrical implantation is not required; if the first implantation cannot make the protruding part completely covered by the implanted ions Hit, need to take this step symmetrical implantation, the inclination angle θ of symmetrical implantation is the same as above. The first oblique ion implantation and/or the second oblique ion implantation can be achieved by rotating the wafer or rotating the implantation source, so as to ensure that ions are uniformly implanted in the protruding part, so that the crystallization state of the protruding part can be changed.
随后,参照图8与图9,与实施例1类似地,在离子注入改变氧化硅结晶状态之后,继续CMP以平坦化STI。Subsequently, referring to FIG. 8 and FIG. 9 , similar to Embodiment 1, after the ion implantation changes the crystalline state of silicon oxide, CMP is continued to planarize the STI.
依照本发明的提高浅沟槽隔离化学机械平坦化均匀性的方法,采用了离子注入与氧化硅CMP工艺复合使用,通过对凸出部分氧化硅进行离子注入处理,来提高CMP研磨液对凸出部分氧化硅的材料移除速率。在STI CMP过程中,达到降低浅沟槽隔离区和非隔离区上方氧化层的厚度落差的目的,从而提高STI CMP工艺的平坦化均匀性,即降低产生凹陷缺陷的程度。According to the method for improving the chemical mechanical planarization uniformity of the shallow trench isolation of the present invention, the combination of ion implantation and silicon oxide CMP technology is used, and the ion implantation treatment is performed on the protruding part of the silicon oxide to improve the impact of the CMP polishing liquid on the protruding parts. Material removal rate for partial silicon oxide. In the STI CMP process, the purpose of reducing the thickness drop of the oxide layer above the shallow trench isolation area and the non-isolation area is achieved, thereby improving the planarization uniformity of the STI CMP process, that is, reducing the degree of depression defects.
尽管已参照一个或多个示例性实施例说明本发明,本领域技术人员可以知晓无需脱离本发明范围而对工艺流程做出各种合适的改变和等价方式。此外,由所公开的教导可做出许多可能适于特定情形或材料的修改而不脱离本发明范围。因此,本发明的目的不在于限定在作为用于实现本发明的最佳实施方式而公开的特定实施例,而所公开的器件结构及其制造方法将包括落入本发明范围内的所有实施例。While the invention has been described with reference to one or more exemplary embodiments, it will be apparent to those skilled in the art that various suitable changes and equivalents can be made in the process schemes without departing from the scope of the invention. In addition, many modifications, possibly suited to a particular situation or material, may be made from the disclosed teaching without departing from the scope of the invention. Therefore, it is intended that the invention not be limited to the particular embodiment disclosed as the best mode for carrying out this invention, but that the disclosed device structures and methods of making the same will include all embodiments falling within the scope of the invention .
Claims (10)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201110125319.3A CN102789974B (en) | 2011-05-16 | 2011-05-16 | Method for Improving Chemical Mechanical Planarization Uniformity of Shallow Trench Isolation |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
CN201110125319.3A CN102789974B (en) | 2011-05-16 | 2011-05-16 | Method for Improving Chemical Mechanical Planarization Uniformity of Shallow Trench Isolation |
Publications (2)
Publication Number | Publication Date |
---|---|
CN102789974A CN102789974A (en) | 2012-11-21 |
CN102789974B true CN102789974B (en) | 2015-10-21 |
Family
ID=47155347
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201110125319.3A Active CN102789974B (en) | 2011-05-16 | 2011-05-16 | Method for Improving Chemical Mechanical Planarization Uniformity of Shallow Trench Isolation |
Country Status (1)
Country | Link |
---|---|
CN (1) | CN102789974B (en) |
Families Citing this family (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10513006B2 (en) * | 2013-02-04 | 2019-12-24 | Taiwan Semiconductor Manufacturing Co., Ltd. | High throughput CMP platform |
CN105097468A (en) * | 2014-05-21 | 2015-11-25 | 中国科学院微电子研究所 | Planarization process method |
CN105261550B (en) * | 2014-07-18 | 2018-04-03 | 中国科学院微电子研究所 | Chemical mechanical polishing method for germanium |
JP6955489B2 (en) * | 2015-10-23 | 2021-10-27 | アプライド マテリアルズ インコーポレイテッドApplied Materials,Incorporated | Modification of interstitial filling membrane for advanced CMP and recess flow |
CN108597995B (en) * | 2018-05-24 | 2023-11-07 | 长鑫存储技术有限公司 | Polishing method for semiconductor integrated circuit structure |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1444264A (en) * | 2002-03-08 | 2003-09-24 | 矽统科技股份有限公司 | Fabrication Method of Shallow Insulation Trench Structure |
Family Cites Families (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH11340174A (en) * | 1998-05-28 | 1999-12-10 | Nippon Steel Corp | Method for manufacturing semiconductor device |
-
2011
- 2011-05-16 CN CN201110125319.3A patent/CN102789974B/en active Active
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN1444264A (en) * | 2002-03-08 | 2003-09-24 | 矽统科技股份有限公司 | Fabrication Method of Shallow Insulation Trench Structure |
Also Published As
Publication number | Publication date |
---|---|
CN102789974A (en) | 2012-11-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
CN102789974B (en) | Method for Improving Chemical Mechanical Planarization Uniformity of Shallow Trench Isolation | |
CN103377912B (en) | Shallow trench isolation chemical mechanical planarization method | |
CN104835774A (en) | Semiconductor device preparation method | |
KR100854870B1 (en) | Manufacturing method of semiconductor device | |
CN113192826B (en) | Shielded gate trench device and manufacturing method thereof | |
CN103258777A (en) | Methods for fabricating semiconductor devices with isolation regions having uniform stepheights | |
JP2005328049A (en) | Semiconductor device including trench element isolation film and method for manufacturing the same | |
KR20090125363A (en) | Manufacturing Method of Semiconductor Device | |
KR100869350B1 (en) | Trench type isolation layer formation method of semiconductor device | |
KR101069438B1 (en) | Device Separating Method of Semiconductor Device | |
CN113223996A (en) | ETOX structure flash memory floating gate filling method and flash memory thereof | |
KR100769127B1 (en) | Method of forming isolation film for semiconductor device | |
US6774042B1 (en) | Planarization method for deep sub micron shallow trench isolation process | |
CN119297079A (en) | A method for forming a metal gate | |
JP4516445B2 (en) | Manufacturing method of semiconductor device | |
KR100780617B1 (en) | Manufacturing method of semiconductor device | |
KR100808378B1 (en) | Trench Formation Method for Semiconductor Devices | |
KR20120042045A (en) | Method for fabricating semiconductor device | |
KR100850180B1 (en) | Method for fabricating a SOI substrate and polishing apparatus used the same | |
JPH08330414A (en) | Manufacture of soi substrate | |
KR101095066B1 (en) | Manufacturing Method of Semiconductor Device | |
KR100707592B1 (en) | Trench isolation film formation method of semiconductor device | |
KR100935750B1 (en) | Manufacturing Method of Semiconductor Device | |
KR100661722B1 (en) | Trench isolation film formation method of semiconductor device | |
CN101989564B (en) | Method for reducing corner defect of isolation channel of shallow trench |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant | ||
CB03 | Change of inventor or designer information |
Inventor after: Yang Tao Inventor after: Liu Jinbiao Inventor after: Ye Tianchun Inventor after: Li Junfeng Inventor after: Zhao Chao Inventor before: Yang Tao Inventor before: Liu Jinbiao Inventor before: Li Junfeng Inventor before: Zhao Chao |
|
COR | Change of bibliographic data | ||
TR01 | Transfer of patent right | ||
TR01 | Transfer of patent right |
Effective date of registration: 20191108 Address after: 221000 1f-2f, A2 plant, No.26 Chuangye Road, economic and Technological Development Zone, Xuzhou City, Jiangsu Province Patentee after: Jiangsu zhongkehanyun Semiconductor Co.,Ltd. Address before: 100029 Beijing city Chaoyang District Beitucheng West Road No. 3 Patentee before: Institute of Microelectronics of the Chinese Academy of Sciences |