CN102789974B - Method for Improving Chemical Mechanical Planarization Uniformity of Shallow Trench Isolation - Google Patents

Method for Improving Chemical Mechanical Planarization Uniformity of Shallow Trench Isolation Download PDF

Info

Publication number
CN102789974B
CN102789974B CN201110125319.3A CN201110125319A CN102789974B CN 102789974 B CN102789974 B CN 102789974B CN 201110125319 A CN201110125319 A CN 201110125319A CN 102789974 B CN102789974 B CN 102789974B
Authority
CN
China
Prior art keywords
ion
shallow trench
ion implantation
silica
silicon oxide
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201110125319.3A
Other languages
Chinese (zh)
Other versions
CN102789974A (en
Inventor
杨涛
刘金彪
李俊峰
赵超
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Jiangsu Zhongkehanyun Semiconductor Co ltd
Original Assignee
Institute of Microelectronics of CAS
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Institute of Microelectronics of CAS filed Critical Institute of Microelectronics of CAS
Priority to CN201110125319.3A priority Critical patent/CN102789974B/en
Publication of CN102789974A publication Critical patent/CN102789974A/en
Application granted granted Critical
Publication of CN102789974B publication Critical patent/CN102789974B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Landscapes

  • Element Separation (AREA)

Abstract

The invention discloses a method for improving the chemical mechanical planarization uniformity of shallow trench isolation, which comprises the following steps: depositing a silicon oxide isolation layer in the shallow trench, wherein the silicon oxide isolation layer is provided with a convex part and a concave part; performing ion implantation to change the crystalline state of the protruding portion; and performing chemical mechanical polishing on the silicon oxide isolation layer until the stop layer is exposed. According to the method for improving the chemical mechanical planarization uniformity of the shallow trench isolation, ion implantation and a silicon oxide CMP process are combined, and the material removal rate of CMP grinding fluid to the silicon oxide on the protruding part is improved by performing ion implantation treatment on the silicon oxide on the protruding part. In the STI CMP process, the purpose of reducing the thickness difference of the oxide layers above the shallow trench isolation region and the non-isolation region is achieved, so that the planarization uniformity of the STICMP process is improved, namely, the degree of generating the dent defect is reduced.

Description

Improve the method for shallow trench isolation from chemical-mechanical planarization uniformity
Technical field
The present invention relates to a kind of manufacture method of semiconductor device, particularly relate to and a kind ofly improve the method for shallow trench isolation from chemical-mechanical planarization uniformity.
Background technology
Since from 0.25um technology node introducing shallow trench isolation from (STI) technology, device high density is isolated becomes possibility.Constantly reduce with technology node, for improving device density and isolation effect, the depth ratio (aspect ratio is called for short AR) of shallow trench itself constantly increases thereupon.High density plasma CVD (HDP-CVD) is the mainstream technology of filling shallow trench.This technology is by the circulation technology of deposit limit, limit etching, and overcome the sealing difficult problem that groove top may exist, complete the filling to large AR groove structure, silica-filled rear effect is shown in accompanying drawing 1.Wherein silicon substrate 1 is formed with successively pad oxide and silicon nitride layer 2, adopt HDP-CVD these STI silica-filled after etching is formed with the larger STI of multiple AR, the silica of deposition and the silicon dioxide of pad oxide couple together, and form silicon oxide layer 3.
With the continuous increase of shallow trench depth ratio (aspect ratio), after HDP-CVD, the silicon oxide thickness drop of top, Nei Yufei shallow channel isolation area, shallow channel isolation area (active region) becomes increasing, and this is that next step shallow trench isolation proposes very large challenge from the control of chemical-mechanical planarization (STI CMP) technique to chip wafer inner homogeneous.Owing to there is large silicon oxide thickness drop, (difference in height at the top of silicon oxide layer 3 in Fig. 1 is such as ), in STI CMP, this thickness drop cannot directly be eliminated by CMP, and CMP can be genetic to always terminate, cause part silica in shallow trench to grind off, form depression (dishing) defect, cause device electric property to decline, the even reduction of yield, is shown in accompanying drawing 2.
Generally speaking, when current HDP-CVD fills the STI of high AR, larger silicon oxide thickness official post obtains CMP uniformity and reduces, and causes device defects.
Summary of the invention
Therefore, the object of the invention is to improve STI CMP uniformity to improve the reliability of device.
The invention provides and a kind ofly improve the method for shallow trench isolation from chemical-mechanical planarization uniformity, comprising: deposit forms silica separator in shallow trench, and described silica separator has projection and sunk part; Perform ion implantation, change the crystalline state of described projection; Chemico-mechanical polishing is performed, until expose stop-layer to described silica separator.
Wherein, the step of described ion implantation comprises, and described silica separator applies photoresist, exposes described projection after exposure imaging, retains the photoresist of described depressed part office, with the photoresist retained for mask carries out vertical ion injection.Wherein, the mask plate that described exposure imaging uses is complementary with the mask plate forming described shallow trench, and vertical ion removes described photoresist after injecting.
Wherein, the step of described ion implantation comprises, and determines to inject inclination angle theta according to the height H of described projection and the width L of described shallow trench, performs angle-tilt ion inject with described inclination angle theta to described projection.Wherein, after the described angle-tilt ion of execution is injected, also comprise and injecting the second time angle-tilt ion of described projection, described second time angle-tilt ion is injected and is injected symmetry with described angle-tilt ion.Wherein, realize angle-tilt ion by rotating wafer or rotation injection source to inject and/or the injection of second time angle-tilt ion.
Wherein, the kind of described ion implantation comprises H, C, N, B, BF 2, In, P, As, Sb and combination thereof.Wherein, the dosage of described ion implantation is 1 × 10 14to 5 × 10 15/ cm 2, Implantation Energy is 10KeV to 150KeV.Wherein, described chemico-mechanical polishing uses SiO2 base lapping liquid or CeO2 base lapping liquid.Wherein, described chemico-mechanical polishing uses hard polishing pad or soft polishing pad.
According to the method for raising shallow trench isolation of the present invention from chemical-mechanical planarization uniformity, have employed ion implantation and silica CMP compound use, by carrying out ion implantation process to projection silica, improve the material removal rate of CMP lapping liquid to projection silica.In STI CMP process, reach the object of the thickness drop reducing shallow channel isolation area and non-isolated district upper oxide floor, thus improve the planarization uniformity of STI CMP, namely reduce the degree producing depression defect.
Object of the present invention, and in these other unlisted objects, met in the scope of the application's independent claims.Embodiments of the invention limit in the independent claim, and specific features limits in dependent claims thereto.
Accompanying drawing explanation
Technical scheme of the present invention is described in detail referring to accompanying drawing, wherein:
The HDP-CVD that Fig. 1 shows prior art fills the generalized section of the STI of high AR;
Fig. 2 shows the generalized section of the STI CMP of prior art;
Fig. 3 to Fig. 5 vertical ion shown according to one embodiment of the invention injects the generalized section of each step;
Fig. 6 and Fig. 7 angle-tilt ion shown according to another embodiment of the present invention injects the generalized section of each step; And
Fig. 8 and Fig. 9 shows the generalized section according to each step of CMP after ion implantation of the present invention.
Embodiment
Describe feature and the technique effect thereof of technical solution of the present invention in detail in conjunction with schematic embodiment referring to accompanying drawing, disclose the method improving STI CMP uniformity.It is pointed out that structure like similar Reference numeral representation class, term " first " used in the application, " second ", " on ", D score etc. can be used for modifying various device architecture or processing step.These modify the space of not hint institute's modification device architecture or processing step unless stated otherwise, order or hierarchical relationship.
Applicant finds through lot of experiments and data analysis thereof, silica is after ion implantation, its chemical bond and crystalline state are destroyed, and therefore greatly can strengthen the chemical corrosion effect of lapping liquid to ion implantation process silica, thus improve its material removal rate.Therefore main thought of the present invention is by carrying out ion implantation process to projection silica, improves the material removal rate of CMP lapping liquid to projection silica.In STI CMP process, reach the object of the thickness drop reducing shallow channel isolation area and non-isolated district upper oxide floor, thus improve the planarization uniformity of STI CMP, namely reduce the degree producing depression defect.
embodiment 1
Fig. 3 to Fig. 5 vertical ion shown according to the embodiment of the present invention 1 injects the generalized section of each step to improve silica oxide removal rate.
First with reference to Fig. 3, form pad silicon oxide layer and silicon nitride layer 2 on substrate 1, photoetching/etching forms the STI of high AR, and then adopt HDP-CVD with the STI of silica-filled high AR, the silicon dioxide of filling engages with pad oxide and forms silica separator 3.After silica separator 3 deposit is complete, to full wafer wafer coating photoresist; With shallow trench isolation from reverse light shield (namely with form STI exposure mask plate used complementary), through overexposure, development, comes out the silica of non-shallow trench area projection, and retain the photoresist 4 being positioned at depressed part office, as shown in meshing in Fig. 3.
Secondly, with reference to Fig. 4, according to the height of silica 3 projection, select suitable ion implanting conditions, vertical ion is carried out to projection and injects process, as shown in Fig. 4 arrow.The ion implantation degree of depth is equal to or less than silica drop thickness.Particularly, for silicon oxide thickness drop of the present invention be time, the ionic species of injection includes but not limited to H, C, N, B, BF 2, at least one in In, P, As or Sb and combination thereof, the dosage of injection is 1 × 10 14to 5 × 10 15/ cm 2, Implantation Energy is 10KeV to 150KeV.After carrying out vertical ion injection, the region that silicon oxide layer 3 top is outstanding, also namely non-sti region injects ion atmosphere because be exposed to, its chemical bond and crystalline state are destroyed, therefore greatly can strengthen the chemical corrosion effect of lapping liquid to ion implantation process silica, thus improve its material removal rate.
Again, with reference to Fig. 5, after vertical ion injects, get rid of photoresist by wet etching or dry method and wet etching, and by drying wafer.Wet method is removed photoresist and can be used acetone and aromatic organic solvent, also can use sulfuric acid and hydrogen peroxide.Dry method is removed photoresist and oxygen containing plasma reaction can be adopted to etch removal photoresist, organic photoresist is oxidized to gas and is taken away by vacuum system.In the silicon oxide layer 3 protruded in Fig. 5, some line part represents the chemical bond and crystalline state destruction that occur because of ion implantation.
After ion implantation changes silicon oxide layer crystalline state, continue to adopt CMP with planarization silicon oxide layer, see accompanying drawing 8 and 9.Wafer after ion implantation process is carried out silica CMP process, see Fig. 8, adopt the polishing pad planarization silicon oxide layer 3 under lapping liquid effect rotated, until expose the silicon nitride layer 2 as CMP stop-layer.CMP can adopt hard polishing pad or soft polishing pad, and the Rodel IC1000 of such as 0.08 inch superposes with the SUBA IV liner of 0.05 inch, and lap speed is about 25 ~ 90r/min, and pressure is at 3 ~ 8psi.The lapping liquid of CMP can be SiO 2base lapping liquid also can be CeO 2base lapping liquid, lapping liquid flow is about 50 ~ 125mL/min, wherein can add KOH with softening silica.Because the silica of projection is after ion implantation, its chemical bond and crystalline state are destroyed, therefore lapping liquid can be strengthened to the chemical corrosion effect of protruding silica, improve in CMP process and remove speed to what protrude silica, thus in process of lapping, thickness drop can not be entailed the silica in shallow trench, reduce the depression of shallow trench internal oxidition silicon, see Fig. 9, the known STI evenness finally obtained is better than the result that traditional C MP method as shown in Figure 2 obtains.
embodiment 2
Fig. 6 to Fig. 7 angle-tilt ion shown according to the embodiment of the present invention 2 injects the generalized section of each step to improve silica oxide removal rate.
With reference to Fig. 6, after silica separator 3 deposit is complete, first according to height H and the spacing L of figure, determine the inclination angle injected.During for ensureing ion implantation, recess silica is not injected into, and needs to determine to inject inclination angle theta, and its expression formula is θ ≈ arctan (H/L), also namely inject inclination angle theta and approximate arctan (H/L), wherein H and L can be obtained by layout design and the means of measurement.Particularly, in the present invention, H is silicon oxide layer thickness drop, for l is the width of shallow trench STI, such as after determining to inject inclination angle, perform angle-tilt ion and inject, the ionic species of injection includes but not limited to H, C, N, B, BF 2, at least one in In, P, As or Sb and combination thereof, the dosage of injection is 1 × 10 14to 5 × 10 15/ cm 2, Implantation Energy is 10KeV to 150KeV.The ion injected is due to the choose reasonable at inclination angle, its overwhelming majority is made all to be distributed in non-sti region, also the region that namely silicon oxide layer 3 top is outstanding, its chemical bond and crystalline state are destroyed, therefore greatly can strengthen the chemical corrosion effect of lapping liquid to ion implantation process silica, thus improve its material removal rate.
If projection silicon oxide thickness is thicker, for ensureing to inject the silica of projection as far as possible comprehensively; From symmetry direction, use identical inclination angle and injection condition to reinject once, see Fig. 7, its mid point line part represents crystalline state and is changed.This step injection can be confirmed whether needs according to actual silicon oxide thickness; If first time injects can ensure that projection all can be injected into ion and reach, the symmetrical injection of this step can not be taked; Get to completely if first time injection can not make projection be injected into ion, need to take the symmetrical injection of this step, the inclination angle theta of symmetrical injection as hereinbefore.Realize first time angle-tilt ion injection and/or the injection of second time angle-tilt ion by rotating wafer or rotation injection source, to guarantee that projection is implanted uniformly ion, can change to make the crystalline state of projection.
Subsequently, with reference to Fig. 8 and Fig. 9, similar to Example 1ly, after ion implantation changes silica crystalline state, CMP is continued with planarization STI.
According to the method for raising shallow trench isolation of the present invention from chemical-mechanical planarization uniformity, have employed ion implantation and silica CMP compound use, by carrying out ion implantation process to projection silica, improve the material removal rate of CMP lapping liquid to projection silica.In STI CMP process, reach the object of the thickness drop reducing shallow channel isolation area and non-isolated district upper oxide floor, thus improve the planarization uniformity of STI CMP, namely reduce the degree producing depression defect.
Although the present invention is described with reference to one or more exemplary embodiment, those skilled in the art can know without the need to departing from the scope of the invention and make various suitable change and equivalents to technological process.In addition, can be made by disclosed instruction and manyly may be suitable for the amendment of particular condition or material and not depart from the scope of the invention.Therefore, object of the present invention does not lie in and is limited to as realizing preferred forms of the present invention and disclosed specific embodiment, and disclosed device architecture and manufacture method thereof will comprise all embodiments fallen in the scope of the invention.

Claims (10)

1. improve the method for shallow trench isolation from chemical-mechanical planarization uniformity, comprising:
In shallow trench, deposit forms silica separator, and described silica separator has projection and sunk part;
Perform ion implantation, the ion implantation degree of depth is equal to or less than silica drop thickness, changes the crystalline state of described projection, and its chemical bond and crystalline state are destroyed;
Chemico-mechanical polishing is performed, until expose stop-layer to described silica separator.
2. the method for claim 1, wherein the step of described ion implantation comprises, described silica separator applies photoresist, expose described projection after exposure imaging, retain the photoresist of described depressed part office, with the photoresist retained for mask carries out vertical ion injection.
3. method as claimed in claim 2, wherein, the mask plate that described exposure imaging uses is complementary with the mask plate forming described shallow trench, and vertical ion removes described photoresist after injecting.
4. the method for claim 1, wherein the step of described ion implantation comprises, and determines to inject inclination angle theta according to the height H of described projection and the width L of described shallow trench, performs angle-tilt ion inject with described inclination angle theta to described projection.
5. method as claimed in claim 4, wherein, after the described angle-tilt ion of execution is injected, also comprise and injecting the second time angle-tilt ion of described projection, described second time angle-tilt ion is injected and is injected symmetry with described angle-tilt ion.
6. method as claimed in claim 5, wherein, realizes described angle-tilt ion by rotating wafer or rotation injection source and injects and/or the injection of described second time angle-tilt ion.
7. the method for claim 1, wherein the kind of described ion implantation comprises H, C, N, B, BF 2, In, P, As, Sb and combination thereof.
8. the method for claim 1, wherein the dosage of described ion implantation is 1 × 10 14/ cm 2to 5 × 10 15/ cm 2, Implantation Energy is 10KeV to 150KeV.
9. the method for claim 1, wherein described chemico-mechanical polishing uses SiO 2base lapping liquid or CeO 2base lapping liquid.
10. the method for claim 1, wherein described chemico-mechanical polishing uses hard polishing pad or soft polishing pad.
CN201110125319.3A 2011-05-16 2011-05-16 Method for Improving Chemical Mechanical Planarization Uniformity of Shallow Trench Isolation Active CN102789974B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201110125319.3A CN102789974B (en) 2011-05-16 2011-05-16 Method for Improving Chemical Mechanical Planarization Uniformity of Shallow Trench Isolation

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201110125319.3A CN102789974B (en) 2011-05-16 2011-05-16 Method for Improving Chemical Mechanical Planarization Uniformity of Shallow Trench Isolation

Publications (2)

Publication Number Publication Date
CN102789974A CN102789974A (en) 2012-11-21
CN102789974B true CN102789974B (en) 2015-10-21

Family

ID=47155347

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201110125319.3A Active CN102789974B (en) 2011-05-16 2011-05-16 Method for Improving Chemical Mechanical Planarization Uniformity of Shallow Trench Isolation

Country Status (1)

Country Link
CN (1) CN102789974B (en)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10513006B2 (en) * 2013-02-04 2019-12-24 Taiwan Semiconductor Manufacturing Co., Ltd. High throughput CMP platform
CN105097468A (en) * 2014-05-21 2015-11-25 中国科学院微电子研究所 Planarization process method
CN105261550B (en) * 2014-07-18 2018-04-03 中国科学院微电子研究所 Chemical mechanical polishing method for germanium
JP6955489B2 (en) * 2015-10-23 2021-10-27 アプライド マテリアルズ インコーポレイテッドApplied Materials,Incorporated Modification of interstitial filling membrane for advanced CMP and recess flow
CN108597995B (en) * 2018-05-24 2023-11-07 长鑫存储技术有限公司 Polishing method for semiconductor integrated circuit structure

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1444264A (en) * 2002-03-08 2003-09-24 矽统科技股份有限公司 Microshallow insulating groove structure preparation method

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH11340174A (en) * 1998-05-28 1999-12-10 Nippon Steel Corp Producing method for semiconductor device

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1444264A (en) * 2002-03-08 2003-09-24 矽统科技股份有限公司 Microshallow insulating groove structure preparation method

Also Published As

Publication number Publication date
CN102789974A (en) 2012-11-21

Similar Documents

Publication Publication Date Title
CN102789974B (en) Method for Improving Chemical Mechanical Planarization Uniformity of Shallow Trench Isolation
US8211779B2 (en) Method for forming isolation layer in semiconductor device
CN103377912B (en) Shallow trench isolation chemical mechanical planarization method
US20150295056A1 (en) Method of manufacturing an embedded split-gate flash memory device
CN100449729C (en) Method for forming isolation structure of shallow plough groove
KR20070098444A (en) Method for forming isolation layer in nonvolatile memory device
TWI313908B (en) Method for forming isolation film in semiconductor memory device
US20100075477A1 (en) Method of Manufacturing Semiconductor Device
CN102376621A (en) Manufacturing method of shallow trench isolation structure
US9558988B2 (en) Method for filling the trenches of shallow trench isolation (STI) regions
KR101033359B1 (en) method for fabricating semiconductor device
KR100842749B1 (en) Method for fabricating trench isolation in semicondutor device
US20070155187A1 (en) Method for preparing a gate oxide layer
KR20070002945A (en) Method for forming trench type isolation layer in semiconductor device
KR100460770B1 (en) Method for forming trench type isolation layer in semiconductor device
CN105336618B (en) A kind of semiconductor devices and preparation method
KR100850180B1 (en) Method for fabricating a SOI substrate and polishing apparatus used the same
KR100780617B1 (en) Method for manufacturing semiconductor device
KR101069438B1 (en) Method for forming isolation layer in semiconductor device
CN113223996A (en) ETOX structure flash memory floating gate filling method and flash memory thereof
CN112349586A (en) Method for forming semiconductor structure
CN103337473A (en) Method for protecting shallow trench isolation region
KR100327589B1 (en) Method for forming shallow trench isolation layer of semiconductor device
CN115084044A (en) Semiconductor structure and forming method thereof
JPH08330414A (en) Manufacture of soi substrate

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CB03 Change of inventor or designer information

Inventor after: Yang Tao

Inventor after: Liu Jinbiao

Inventor after: Ye Tianchun

Inventor after: Li Junfeng

Inventor after: Zhao Chao

Inventor before: Yang Tao

Inventor before: Liu Jinbiao

Inventor before: Li Junfeng

Inventor before: Zhao Chao

COR Change of bibliographic data
TR01 Transfer of patent right

Effective date of registration: 20191108

Address after: 221000 1f-2f, A2 plant, No.26 Chuangye Road, economic and Technological Development Zone, Xuzhou City, Jiangsu Province

Patentee after: Jiangsu zhongkehanyun Semiconductor Co.,Ltd.

Address before: 100029 Beijing city Chaoyang District Beitucheng West Road No. 3

Patentee before: Institute of Microelectronics of the Chinese Academy of Sciences

TR01 Transfer of patent right