CN102668444B - 信息处理装置或信息处理方法 - Google Patents

信息处理装置或信息处理方法 Download PDF

Info

Publication number
CN102668444B
CN102668444B CN201080058944.4A CN201080058944A CN102668444B CN 102668444 B CN102668444 B CN 102668444B CN 201080058944 A CN201080058944 A CN 201080058944A CN 102668444 B CN102668444 B CN 102668444B
Authority
CN
China
Prior art keywords
clock
data
external device
pattern
cycle
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CN201080058944.4A
Other languages
English (en)
Chinese (zh)
Other versions
CN102668444A (zh
Inventor
桃井昭好
森下浩一
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Canon Inc
Original Assignee
Canon Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Canon Inc filed Critical Canon Inc
Publication of CN102668444A publication Critical patent/CN102668444A/zh
Application granted granted Critical
Publication of CN102668444B publication Critical patent/CN102668444B/zh
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/04—Speed or phase control by synchronisation signals
    • H04L7/10—Arrangements for initial synchronisation
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00—Arrangements for synchronising receiver with transmitter
    • H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • H04L7/0337—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Information Transfer Systems (AREA)
CN201080058944.4A 2009-12-25 2010-12-21 信息处理装置或信息处理方法 Expired - Fee Related CN102668444B (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2009-295617 2009-12-25
JP2009295617A JP5377275B2 (ja) 2009-12-25 2009-12-25 情報処理装置又は情報処理方法
PCT/JP2010/007406 WO2011077707A1 (en) 2009-12-25 2010-12-21 Information processing apparatus or information processing method

Publications (2)

Publication Number Publication Date
CN102668444A CN102668444A (zh) 2012-09-12
CN102668444B true CN102668444B (zh) 2014-12-10

Family

ID=44195261

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201080058944.4A Expired - Fee Related CN102668444B (zh) 2009-12-25 2010-12-21 信息处理装置或信息处理方法

Country Status (4)

Country Link
US (1) US8909970B2 (https=)
JP (1) JP5377275B2 (https=)
CN (1) CN102668444B (https=)
WO (1) WO2011077707A1 (https=)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8941430B2 (en) * 2012-09-12 2015-01-27 Nvidia Corporation Timing calibration for on-chip interconnect
CN116486878A (zh) * 2022-01-14 2023-07-25 晶豪科技股份有限公司 信号处理电路以及用以自校准tDQSCK的方法
US11916558B1 (en) * 2022-12-13 2024-02-27 Qualcomm Incorporated DDR phy parallel clock paths architecture

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05244134A (ja) * 1992-02-28 1993-09-21 Oki Electric Ind Co Ltd データ同期回路
CN1236239A (zh) * 1998-03-23 1999-11-24 日本电气株式会社 数据传输设备
CN101416437A (zh) * 2006-04-05 2009-04-22 松下电器产业株式会社 可移动存储装置、相位同步方法、相位同步程序、其记录介质及主机终端

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS59173839A (ja) * 1983-03-22 1984-10-02 Matsushita Electric Ind Co Ltd 直列デ−タ転送回路
JP3367009B2 (ja) * 1995-08-31 2003-01-14 京セラ株式会社 プリンタ装置における同期式データ伝送方式
US5922076A (en) * 1997-09-16 1999-07-13 Analog Devices, Inc. Clocking scheme for digital signal processor system
US6735709B1 (en) * 2000-11-09 2004-05-11 Micron Technology, Inc. Method of timing calibration using slower data rate pattern
JP2002247141A (ja) 2001-02-21 2002-08-30 Aisin Seiki Co Ltd シリアル通信装置
CN100412749C (zh) 2004-10-21 2008-08-20 威盛电子股份有限公司 存储器信号定时调校方法与相关装置
DE102005019041B4 (de) 2005-04-23 2009-04-16 Qimonda Ag Halbleiterspeicher und Verfahren zur Anpassung der Phasenbeziehung zwischen einem Taktsignal und Strobe-Signal bei der Übernahme von zu übertragenden Schreibdaten
US8024599B2 (en) * 2007-03-08 2011-09-20 Sandisk Il Ltd Bias and random delay cancellation
KR100942953B1 (ko) * 2008-06-30 2010-02-17 주식회사 하이닉스반도체 데이터 전달 회로 및 그를 포함하는 반도체 메모리 장치
EP2351037A4 (en) * 2009-01-12 2011-12-28 Rambus Inc MESOCHRONIC SIGNALING SYSTEM WITH CORE ACTIVE SYNCHRONIZATION

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05244134A (ja) * 1992-02-28 1993-09-21 Oki Electric Ind Co Ltd データ同期回路
CN1236239A (zh) * 1998-03-23 1999-11-24 日本电气株式会社 数据传输设备
CN101416437A (zh) * 2006-04-05 2009-04-22 松下电器产业株式会社 可移动存储装置、相位同步方法、相位同步程序、其记录介质及主机终端

Also Published As

Publication number Publication date
JP5377275B2 (ja) 2013-12-25
CN102668444A (zh) 2012-09-12
JP2011135531A (ja) 2011-07-07
WO2011077707A1 (en) 2011-06-30
US20120266009A1 (en) 2012-10-18
US8909970B2 (en) 2014-12-09

Similar Documents

Publication Publication Date Title
US9292036B2 (en) Data processing apparatus and method for communicating between a master device and an asynchronous slave device via an interface
CN107341124A (zh) 用于支持SRIS的PCIe装置
CN102668378B (zh) 信息处理装置和信息处理方法
CN102668444B (zh) 信息处理装置或信息处理方法
US20190025872A1 (en) Usb device with clock domain correlation
US8751842B2 (en) Microcontroller and method of controlling the same
JP2012124716A (ja) データ受信装置、データ送信装置、制御方法
CN102696196B (zh) 信息处理设备或信息处理方法
KR20150033688A (ko) 클록 도메인들 간의 데이터 전송
JP5717897B2 (ja) 情報処理装置又は情報処理方法
US7366207B1 (en) High speed elastic buffer with clock jitter tolerant design
CN110958540B (zh) 一种usb音频的转换方法及装置
CN120950429B (zh) 数据传输的方法、接收单元、芯片、可读介质、程序产品
CN113986808B (zh) 一种发送bmc码的方法、系统及计算机设备
JP5315882B2 (ja) 半導体装置及び通信方法
CN108268087B (zh) 半导体装置、半导体系统和操作半导体装置的方法
KR20060080380A (ko) 시스템 온 칩을 위한 ｉｐ 모듈
JP2002252661A (ja) 通信装置
CN101661379A (zh) 可抽换储存装置的存取错误的校正方法、装置与系统

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20141210