CN102646627B - 先进硅处理中的软错误率(ser)减少 - Google Patents
先进硅处理中的软错误率(ser)减少 Download PDFInfo
- Publication number
- CN102646627B CN102646627B CN201210035521.1A CN201210035521A CN102646627B CN 102646627 B CN102646627 B CN 102646627B CN 201210035521 A CN201210035521 A CN 201210035521A CN 102646627 B CN102646627 B CN 102646627B
- Authority
- CN
- China
- Prior art keywords
- boron
- rich
- substrate
- semiconductor device
- conductive contact
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Manufacturing & Machinery (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Electrodes Of Semiconductors (AREA)
- Insulated Gate Type Field-Effect Transistor (AREA)
- Chemical & Material Sciences (AREA)
- Chemical Kinetics & Catalysis (AREA)
- General Chemical & Material Sciences (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/031,897 | 2011-02-22 | ||
US13/031,897 US8633109B2 (en) | 2010-08-04 | 2011-02-22 | Soft error rate (SER) reduction in advanced silicon processes |
Publications (2)
Publication Number | Publication Date |
---|---|
CN102646627A CN102646627A (zh) | 2012-08-22 |
CN102646627B true CN102646627B (zh) | 2015-04-01 |
Family
ID=46678985
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CN201210035521.1A Active CN102646627B (zh) | 2011-02-22 | 2012-02-16 | 先进硅处理中的软错误率(ser)减少 |
Country Status (3)
Country | Link |
---|---|
KR (1) | KR101333914B1 (ko) |
CN (1) | CN102646627B (ko) |
TW (1) | TWI475694B (ko) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
TWI689920B (zh) * | 2014-01-08 | 2020-04-01 | 日商新力股份有限公司 | 半導體裝置及記憶體電路 |
US9564359B2 (en) | 2014-07-17 | 2017-02-07 | Taiwan Semiconductor Manufacturing Company, Ltd. | Conductive structure and method of forming the same |
KR102234559B1 (ko) * | 2016-12-15 | 2021-03-31 | 어플라이드 머티어리얼스, 인코포레이티드 | 핵형성을 사용하지 않는 갭 충전 ald 프로세스 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5136355A (en) * | 1987-11-25 | 1992-08-04 | Marconi Electronic Devices Limited | Interconnecting layer on a semiconductor substrate |
US5395783A (en) * | 1993-02-16 | 1995-03-07 | Texas Instruments Incorporated | Electronic device and process achieving a reduction in alpha particle emissions from boron-based compounds essentially free of boron-10 |
US5973372A (en) * | 1997-12-06 | 1999-10-26 | Omid-Zohoor; Farrokh | Silicided shallow junction transistor formation and structure with high and low breakdown voltages |
CN1662992A (zh) * | 2002-06-28 | 2005-08-31 | 前进应用科学股份有限公司 | 减少软错误率的负微分电阻元件和存储器 |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6482733B2 (en) * | 2000-05-15 | 2002-11-19 | Asm Microchemistry Oy | Protective layers prior to alternating layer deposition |
KR101216381B1 (ko) * | 2005-12-21 | 2012-12-28 | 주성엔지니어링(주) | 박막 형성 방법 |
US7560379B2 (en) * | 2006-02-07 | 2009-07-14 | Texas Instruments Incorporated | Semiconductive device fabricated using a raised layer to silicide the gate |
JP2011014667A (ja) * | 2009-07-01 | 2011-01-20 | Panasonic Corp | 半導体装置及びその製造方法 |
-
2012
- 2012-01-30 KR KR1020120009181A patent/KR101333914B1/ko active IP Right Grant
- 2012-02-16 CN CN201210035521.1A patent/CN102646627B/zh active Active
- 2012-02-21 TW TW101105589A patent/TWI475694B/zh active
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5136355A (en) * | 1987-11-25 | 1992-08-04 | Marconi Electronic Devices Limited | Interconnecting layer on a semiconductor substrate |
US5395783A (en) * | 1993-02-16 | 1995-03-07 | Texas Instruments Incorporated | Electronic device and process achieving a reduction in alpha particle emissions from boron-based compounds essentially free of boron-10 |
US5973372A (en) * | 1997-12-06 | 1999-10-26 | Omid-Zohoor; Farrokh | Silicided shallow junction transistor formation and structure with high and low breakdown voltages |
CN1662992A (zh) * | 2002-06-28 | 2005-08-31 | 前进应用科学股份有限公司 | 减少软错误率的负微分电阻元件和存储器 |
Also Published As
Publication number | Publication date |
---|---|
KR101333914B1 (ko) | 2013-11-27 |
TW201246545A (en) | 2012-11-16 |
TWI475694B (zh) | 2015-03-01 |
KR20120096413A (ko) | 2012-08-30 |
CN102646627A (zh) | 2012-08-22 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US11201152B2 (en) | Method, apparatus, and system for fin-over-nanosheet complementary field-effect-transistor | |
US11189706B2 (en) | FinFET structure with airgap and method of forming the same | |
CN104160482B (zh) | 用于减小纳米线晶体管中的寄生电阻的触点技术和配置 | |
TWI484633B (zh) | 用於多通道場效電晶體之中間產物及用於獲得中間產物的方法 | |
CN103247679B (zh) | 石墨烯器件用的具有低等效氧化物厚度的双层栅极电介质 | |
CN104081531A (zh) | 用于金属栅极电极的原子层沉积方法 | |
CN109860184A (zh) | 半导体元件 | |
US10892335B2 (en) | Device isolation by fixed charge | |
CN107731838A (zh) | 一种nand存储器及其制备方法 | |
CN102646627B (zh) | 先进硅处理中的软错误率(ser)减少 | |
TW201526240A (zh) | 半導體裝置結構與其形成方法 | |
CN110323217A (zh) | 具有栅极正交壁的单向自对准栅极端盖(sage)架构 | |
CN104701260A (zh) | 半导体器件的形成方法 | |
US8633109B2 (en) | Soft error rate (SER) reduction in advanced silicon processes | |
Wang | Investigation on SiGe selective epitaxy for source and drain engineering in 22 nm CMOS technology node and beyond | |
CN105990137B (zh) | 晶体管及其形成方法、半导体结构及其形成方法 | |
CN106469673A (zh) | 用于去除非铜沟槽中的杂质的沟槽衬垫 | |
CN103632976B (zh) | 晶体管的形成方法 | |
Ou et al. | Edge induced band bending in van der Waals heterojunctions: A first principle study | |
WO2018111250A1 (en) | Subfin leakage suppression using fixed charge | |
CN103515237A (zh) | 晶体管的形成方法 | |
TW201833996A (zh) | 在鰭式場效電晶體(finfet)裝置上形成共形磊晶半導體覆層材料之方法 | |
US9105704B2 (en) | Method of depositing films with narrow-band conductive properties | |
Zhang et al. | Optimization of Structure and Electrical Characteristics for Four-Layer Vertically-Stacked Horizontal Gate-All-Around Si Nanosheets Devices., 2021, 11, 646 | |
CN108922921B (zh) | 三维存储器、mos场效应晶体管及其制作方法 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
C06 | Publication | ||
PB01 | Publication | ||
C10 | Entry into substantive examination | ||
SE01 | Entry into force of request for substantive examination | ||
C14 | Grant of patent or utility model | ||
GR01 | Patent grant |