CN102571076A - Threshold logic-based 7-3 counter with SET (single-electron transistors)/MOS (metal-oxide-semiconductor) mixed structure - Google Patents
Threshold logic-based 7-3 counter with SET (single-electron transistors)/MOS (metal-oxide-semiconductor) mixed structure Download PDFInfo
- Publication number
- CN102571076A CN102571076A CN2012100011223A CN201210001122A CN102571076A CN 102571076 A CN102571076 A CN 102571076A CN 2012100011223 A CN2012100011223 A CN 2012100011223A CN 201210001122 A CN201210001122 A CN 201210001122A CN 102571076 A CN102571076 A CN 102571076A
- Authority
- CN
- China
- Prior art keywords
- input
- logic gate
- counter
- threshold logic
- mos
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Landscapes
- Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
- Logic Circuits (AREA)
Abstract
The invention relates to the technical field of integrated circuits, and particularly relates to a threshold logic-based 7-3 counter with an SET (single-electron transistors)/MOS (metal-oxide-semiconductor) mixed structure. The 7-3 counter comprises a seven-input threshold logic gate, an eight-input threshold logic gate and a nine-input threshold logic gate; and a circuit only consists of three threshold logic gates and two inverters, and totally consumes five PMOS (P-channel Metal Oxide Semiconductor) tubes, five NMOS (N-channel metal oxide semiconductor) tubes and three SETs (single-electron transistors). A Boolean logic-based CMOS7-3 counter consumes 194 transistors. The average power consumption of the whole circuit is only 6.92 nW. In contrast, as the 7-3 counter provided by the invention is used, the number of the tubes is greatly reduced, the power consumption of the circuit is significantly lowered, and the structure of the circuit is further simplified, therefore, the 7-3 counter is expected to be applied to multipliers, multi-input adders and digital signal processors.
Description
Technical field
The present invention relates to technical field of integrated circuits, particularly a kind of 7-3 counter of forming by nano-device based on the SET/MOS mixed structure of voting logic.
Background technology
The 7-3 counter can calculate the number of high level in the input signal as basic digital circuit unit, is encoded to 3 binary number.The 7-3 counter is widely used in multiplier, many input summers and the digital signal processor.Existing 7-3 counter mainly is made up of traditional CMOS transistor.7-3 counter circuit structure based on cmos device is complicated, needs to consume more transistor, and circuit power consumption is bigger, and integrated level is not high.
Summary of the invention
The 7-3 counter that the purpose of this invention is to provide a kind of SET/MOS mixed structure based on voting logic.
The present invention adopts following scheme to realize: a kind of 7-3 counter of the SET/MOS mixed structure based on voting logic comprises one seven input Threshold Logic Gate, eight input Threshold Logic Gate and one nine input Threshold Logic Gate; The output of said seven input Threshold Logic Gate is connected with the 8th input of said eight input Threshold Logic Gate, the 8th input of nine input Threshold Logic Gate through first inverter; The output of said eight input Threshold Logic Gate is connected through the 9th input of second inverter with said nine input Threshold Logic Gate; Said seven, eight, nine input Threshold Logic Gate are made up of the SET/MOS hybrid circuit, and its threshold value is 1.5, and its output logic is to calculate total input value according to the weighted value of importing; And total input value and said threshold value compared; More than or equal to said threshold value, then be output as 1, otherwise be output as 0.
In an embodiment of the present invention, the voting logic of said seven, eight, nine input Threshold Logic Gate satisfies logical equation:
Wherein
W iBe input
X iCorresponding weight,
nBe the number of input,
θBe threshold value.
In an embodiment of the present invention, described SET/MOS hybrid circuit comprises: PMOS pipe, its source electrode connects power end
V DdOne NMOS pipe, its drain electrode is connected with the drain electrode of said PMOS pipe; And a SET pipe, it is connected with source electrode that said NMOS manages.
In an embodiment of the present invention, said PMOS pipe M
1Parameter satisfy: channel width
W pBe 22 nm, channel length
L pBe 154 nm, grid voltage
V PgBe 0.4V; Said NMOS pipe M
2Parameter satisfy: channel width
W nBe 22 nm, channel length
L nBe 154 nm, grid voltage
V NgBe 0.4 V; The parameter of said SET pipe satisfies: tunnel junctions electric capacity
C s,
C dBe 0.1 aF; Tunnel junctions resistance
R s,
R dBe 600 K Ω; Back gate voltage
V CtrlBe 0.762 V, back of the body gate capacitance
C CtrlBe 0.1050 aF, coupling capacitance
C 2Be 0.0150 aF, coupling capacitance
C 1Be 0.0095 aF; Coupling capacitance
C 0Be 0.0080 aF.
Coulomb blockade oscillation effect and multiple-grid input characteristics that the present invention utilizes single-electronic transistor and metal-oxide-semiconductor mixed structure to be had have realized the 7-3 counter based on the SET/MOS mixed structure of voting logic.Because the powerful logic function of voting logic, this circuit only is made up of 3 Threshold Logic Gate and 2 inverters, consumes 5 PMOS pipes altogether, 5 NMOS pipes and 3 SET.CMOS 7-3 counter based on Boolean logic then will consume 194 transistors.The simulation architecture of HSPICE shows that this circuit can realize the function of 7-3 counter, and the average power consumption of entire circuit is merely 19.7 nW.Comparatively speaking, the 7-3 counter number of tubes that the present invention proposes significantly reduces, and circuit power consumption significantly reduces, and circuit structure has obtained further simplification, is expected to be applied in the circuit such as multiplier, many input summers and digital signal processor.
Description of drawings
Fig. 1 is the Threshold Logic Gate sketch map.
Fig. 2 is a SET/MOS mixed structure 7-3 counter schematic diagram.
Fig. 3 is multiple-grid input SET/MOS hybrid circuit schematic diagram.
Fig. 4 is the input-output characteristic curve of SET/MOS hybrid circuit.
Fig. 5 a and Fig. 5 b are SET/MOS mixed structure 7-3 counter simulated properties curve.
Embodiment
Below in conjunction with accompanying drawing and embodiment the present invention is further specified.
As shown in Figure 2, the present invention provides a kind of 7-3 counter of the SETMOS mixed structure based on voting logic, comprises one seven input Threshold Logic Gate, eight input Threshold Logic Gate and one nine input Threshold Logic Gate; The output of said seven input Threshold Logic Gate is connected with the 8th input of said eight input Threshold Logic Gate, the 8th input of nine input Threshold Logic Gate through first inverter; The output of said eight input Threshold Logic Gate is connected through the 9th input of second inverter with said nine input Threshold Logic Gate; Said seven, eight, nine input Threshold Logic Gate are made up of the SET/MOS hybrid circuit, and its threshold value is 1.5, and its output logic is to calculate total input value according to the weighted value of importing; And total input value and said threshold value compared; More than or equal to said threshold value, then be output as 1, otherwise be output as 0.
Specifically, the present invention adopts single-electronic transistor (Single electron transistor SET) carries out the design of 7-3 counter with the mode that metal-oxide-semiconductor mixes mutually.Single-electronic transistor is a nano electron device of new generation, has unique coulomb blockade and coulomb oscillations effect.SET has extra small device size and ultralow circuit power consumption; Have remarkable advantages at aspects such as power consumption, operating rates with respect to traditional microelectronic component, be expected to become manufacturing low-power consumption of future generation, the desirable basic device of high density very lagre scale integrated circuit (VLSIC).Single-electronic transistor can be compatible mutually with the CMOS silicon technology simultaneously, helps making full use of the technological advantage of existing C MOS and carry out circuit design.This makes the SET/MOS mixed structure become a research direction of single-electronic transistor.The SET/MOS hybrid circuit possesses the superior function of SET and metal-oxide-semiconductor, shows extremely low power consumption, extra small device size, stronger driving force and bigger output voltage swing, in digital circuit, has obtained using widely.
In addition, the SET/MOS hybrid circuit can not followed traditional method for designing based on Boolean logic, and adopts voting logic to carry out the design of circuit.Because voting logic has the logical process more complicated than Boolean logic, can more effectively realize logic function.Therefore based on the circuit design of the SET/MOS mixed structure of voting logic, be expected to the function of intensifier circuit, improve the integrated level of circuit.
The cardinal principle of voting logic of the present invention is that the weight calculation according to input goes out total input value, total input value and threshold value is compared draw output logic.If total input value then is output as 1, otherwise is 0 more than or equal to threshold value.The logical equation that voting logic will satisfy is suc as formula shown in (1), wherein
W iBe input
X iCorresponding weight,
nBe the number of input,
θBe threshold value.The sketch map of Threshold Logic Gate is as shown in Figure 1.To confirm at first that based on the circuit design of voting logic the voting logic expression formula of circuit, key are to confirm the weight of each input in the circuit and the threshold value of circuit.
7-3 counter of the present invention can calculate the number of logical one in the input signal, with the form output of 3 binary numbers.Please continue with reference to Fig. 2, this 7-3 counter is made up of 3 Threshold Logic Gate and two inverters, and 7 are input as
V 0-
V 6, be output as
V Out0-
V Out2The calculating of logical one number during this structure can realize importing, and export 3 bits.The voting logic expression formula of 3 outputs is suc as formula shown in (2), (3), (4);
,
,
are for exporting, and
,
are
, the output valve of
Jing Guo inverter.Each Threshold Logic Gate among Fig. 2 constitutes by the SET/MOS hybrid circuit of a multiple-grid input, and its schematic diagram is as shown in Figure 3.This circuit is managed by 1 PMOS, and the SET of 1 NMOS pipe and 1 multiple-grid input is in series.The PMOS pipe is that entire circuit provides bias current as constant-current source in the circuit.Because the electric current of SET operate as normal is all very little, is generally the nA order of magnitude, so the PMOS pipe should be operated in sub-threshold region.The grid bias of NMOS pipe
V NgFix, its value is slightly larger than the threshold voltage of NMOS pipe
V Th, the drain voltage of SET is fixed as
V Ng-
V ThGrid voltage
V 1,
V 2...,
V nBe capacitively coupled on the Coulomb island.Coupling capacitance has constituted the array of an electric capacity, is used to calculate total input value.According to the definition of voting logic, just can obtain corresponding output logic with circuit threshold value through more total input voltage.When total input voltage during, be output as high level (logical one) greater than threshold value; When total input voltage during, be output as low level (logical zero) less than threshold value.Through suitable circuit parameter is set, the input and output that the SET/MOS hybrid circuit is corresponding (
V In-
V Out) characteristic curve is as shown in Figure 4.Output voltage changes along with the variation of input voltage.When input voltage surpassed certain numerical value (being the threshold value of circuit, like the 400mV among Fig. 4), output realized the saltus step from the low level to the high level.Through the biasing SET back gate voltage (
V Ctrl), can obtain different threshold values.Therefore, the SET/MOS hybrid circuit can be realized the function of Threshold Logic Gate.
(4)
The present invention utilizes HSPICE that the 7-3 counter based on voting logic is carried out the function simulating checking.The model of SET is the macro model (Compact macromodel) widely-used at present, that precision is high.This model with the formal definition of electronic circuit in SPICE.The model of metal-oxide-semiconductor uses the Predicting Technique model (Predictive technology model) of 22 nm that generally acknowledge at present.In the circuit of 7-3 counter, except unit input coupling capacitance (
C 0,
C 1,
C 2) outside, 3 Threshold Logic Gate have identical simulation parameter, wherein
C 0,
C 1,
C 2Correspond respectively to and produce output
V Out0,
V Out1,
V Out2Threshold Logic Gate.In circuit, supply voltage
V DdBe set to 0.80V, the breadth length ratio of PMOS pipe and NMOS pipe (
W/
L) all being made as 1/7, main circuit simulation parameter is as shown in table 1.
Table 1
The characteristic curve that emulation obtains is shown in Fig. 5 a and Fig. 5 b.In Fig. 5 a, input signal all is made as square wave, and the high-low level of input is respectively 0.8 V and 0 V.The output waveform that emulation obtains can be calculated the number of logical one in the input, 3 to be the form output of binary number, shown in Fig. 5 b.Therefore the structure of the present invention's proposition can realize the function of 7-3 counter effectively.
The above is merely preferred embodiment of the present invention, and all equalizations of doing according to claim of the present invention change and modify, and all should belong to covering scope of the present invention.
Claims (4)
1. the 7-3 counter based on the SET/MOS mixed structure of voting logic comprises one seven input Threshold Logic Gate, eight input Threshold Logic Gate and one nine input Threshold Logic Gate; The output of said seven input Threshold Logic Gate is connected with the 8th input of said eight input Threshold Logic Gate, the 8th input of nine input Threshold Logic Gate through first inverter; The output of said eight input Threshold Logic Gate is connected through the 9th input of second inverter with said nine input Threshold Logic Gate; Said seven, eight, nine input Threshold Logic Gate are made up of the SET/MOS hybrid circuit, and its threshold value is 1.5, and its output logic is to calculate total input value according to the weighted value of importing; And total input value and said threshold value compared; More than or equal to said threshold value, then be output as 1, otherwise be output as 0.
2. the 7-3 counter of the SET/MOS mixed structure based on voting logic according to claim 1 is characterized in that: the voting logic of said seven, eight, nine input Threshold Logic Gate satisfies logical equation:
Wherein
W iBe input
X iCorresponding weight,
nBe the number of input,
θBe threshold value.
3. the 7-3 counter of the SET/MOS mixed structure based on voting logic according to claim 1, it is characterized in that: described SET/MOS hybrid circuit comprises:
One PMOS pipe, its source electrode connects power end
V Dd
One NMOS pipe, its drain electrode is connected with the drain electrode of said PMOS pipe; And
One SET pipe, its source electrode with said NMOS pipe is connected.
4. the 7-3 counter of the SET/MOS mixed structure based on voting logic according to claim 1 is characterized in that: said PMOS pipe M
1Parameter satisfy: channel width
W pBe 22 nm, channel length
L pBe 154 nm, grid voltage
V PgBe 0.4V; Said NMOS pipe M
2Parameter satisfy: channel width
W nBe 22 nm, channel length
L nBe 154 nm, grid voltage
V NgBe 0.4 V; The parameter of said SET pipe satisfies: tunnel junctions electric capacity
C s,
C dBe 0.1 aF; Tunnel junctions resistance
R s,
R dBe 600 K Ω; Back gate voltage
V CtrlBe 0.762 V, back of the body gate capacitance
C CtrlBe 0.1050 aF, coupling capacitance
C 2Be 0.0150 aF, coupling capacitance
C 1Be 0.0095 aF; Coupling capacitance
C 0Be 0.0080 aF.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210001122.3A CN102571076B (en) | 2012-01-05 | 2012-01-05 | Threshold logic-based 7-3 counter with SET (single-electron transistors)/MOS (metal-oxide-semiconductor) mixed structure |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN201210001122.3A CN102571076B (en) | 2012-01-05 | 2012-01-05 | Threshold logic-based 7-3 counter with SET (single-electron transistors)/MOS (metal-oxide-semiconductor) mixed structure |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102571076A true CN102571076A (en) | 2012-07-11 |
| CN102571076B CN102571076B (en) | 2015-05-20 |
Family
ID=46415656
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN201210001122.3A Active CN102571076B (en) | 2012-01-05 | 2012-01-05 | Threshold logic-based 7-3 counter with SET (single-electron transistors)/MOS (metal-oxide-semiconductor) mixed structure |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102571076B (en) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103279322A (en) * | 2013-06-13 | 2013-09-04 | 福州大学 | Threshold logic type carry look ahead adder formed by SET/MOS mixing circuit |
| CN103560781A (en) * | 2013-10-31 | 2014-02-05 | 福州大学 | Threshold logic circuit based on CMOS operational amplifier |
Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20040130349A1 (en) * | 2002-08-29 | 2004-07-08 | Arkadiy Morgenshtein | Logic circuit and method of logic circuit design |
| CN101621018A (en) * | 2009-07-31 | 2010-01-06 | 上海集成电路研发中心有限公司 | Metal-oxide-semiconductor field effect transistor (MOSFET) frequency characteristic derivation detector and detecting method thereof |
| CN101777139A (en) * | 2009-12-30 | 2010-07-14 | 宁波大学 | Multiple-valued counter unit based on nerve MOS tube and multi-digit multiple-valued counter |
| CN202435382U (en) * | 2012-01-05 | 2012-09-12 | 福州大学 | Threshold-logic-based 7-3 counter with SET (single electron transistor)/MOS (metal oxide semiconductor) hybrid structure |
-
2012
- 2012-01-05 CN CN201210001122.3A patent/CN102571076B/en active Active
Patent Citations (4)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20040130349A1 (en) * | 2002-08-29 | 2004-07-08 | Arkadiy Morgenshtein | Logic circuit and method of logic circuit design |
| CN101621018A (en) * | 2009-07-31 | 2010-01-06 | 上海集成电路研发中心有限公司 | Metal-oxide-semiconductor field effect transistor (MOSFET) frequency characteristic derivation detector and detecting method thereof |
| CN101777139A (en) * | 2009-12-30 | 2010-07-14 | 宁波大学 | Multiple-valued counter unit based on nerve MOS tube and multi-digit multiple-valued counter |
| CN202435382U (en) * | 2012-01-05 | 2012-09-12 | 福州大学 | Threshold-logic-based 7-3 counter with SET (single electron transistor)/MOS (metal oxide semiconductor) hybrid structure |
Non-Patent Citations (2)
| Title |
|---|
| HIROSHI INOKAWA 等: "A Single-Electron-Transistor Logic Gate Family and its Application –Part II: Design and Simulation of a 7-3 Parallel Counter with Linear Summation and Multiple-Valued Latch Functions", 《PROCEEDINGS OF THE 34TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC(ISMVL ’04)》 * |
| PETER CELINSKI 等: "Area Efficient, High Speed Parallel Counter Circuits using Charge Recycling Threshold Logic", 《PROCEEDINGS OF THE 2003 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS(ISCAS ’03)》 * |
Cited By (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN103279322A (en) * | 2013-06-13 | 2013-09-04 | 福州大学 | Threshold logic type carry look ahead adder formed by SET/MOS mixing circuit |
| CN103279322B (en) * | 2013-06-13 | 2016-01-13 | 福州大学 | The threshold logic type carry lookahead adder that SET/MOS hybrid circuit is formed |
| CN103560781A (en) * | 2013-10-31 | 2014-02-05 | 福州大学 | Threshold logic circuit based on CMOS operational amplifier |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102571076B (en) | 2015-05-20 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Jooq et al. | Ultra-compact ternary logic gates based on negative capacitance carbon nanotube FETs | |
| CN203675093U (en) | Dynamic exclusive-OR gate design based on floating gate technology | |
| Rasouli et al. | Design optimization of FinFET domino logic considering the width quantization property | |
| CN103078629A (en) | Full-adder circuit based on 7 different or same transistors or units | |
| CN103346780B (en) | The reusable logical gate of MOS pipe and single-electronic transistor mixed structure | |
| CN103279322B (en) | The threshold logic type carry lookahead adder that SET/MOS hybrid circuit is formed | |
| Kai et al. | Variable Body Biasing (VBB) based VLSI Design Approach to Reduce Static Power. | |
| CN102571076B (en) | Threshold logic-based 7-3 counter with SET (single-electron transistors)/MOS (metal-oxide-semiconductor) mixed structure | |
| CN202435382U (en) | Threshold-logic-based 7-3 counter with SET (single electron transistor)/MOS (metal oxide semiconductor) hybrid structure | |
| CN102571071B (en) | Single electron transistor (SET)/metal oxide semiconductor (MOS) mixed structure multiplier unit based on threshold logic | |
| CN104270145B (en) | Multi-PDN type current mode RM logic circuit | |
| CN102611429B (en) | Summing device of SET/MOS (Single Electron Transistor/Metal Oxide Semiconductor) mixed structure based on threshold logic | |
| CN203911880U (en) | D flip flop controlled by substrate | |
| CN203324967U (en) | Threshold logic type carry lookahead adder comprising SET/MOS (Single Electron Transistor/Metal Oxide Semiconductor) hybrid circuit | |
| CN102545881B (en) | Semiconductor field-effect transistor/metal-oxide-semiconductor (SET/MOS) mixed structure 2-bit multiplier based on threshold logic | |
| CN103281063B (en) | The gate logic circuit that SET/MOS hybrid circuit is formed | |
| CN202453865U (en) | Threshold logic-based SET/MOS hybrid structure 2 bit multiplier | |
| CN202435379U (en) | SET/MOS (single-electron transistor/ Metal Oxide Semiconductor) mixed structure multiplier unit based on threshold logic | |
| CN202435358U (en) | D flip-flop based on hybrid single electron transistor(SET)/metal oxide semiconductor (MOS) structure | |
| CN203119871U (en) | Full adder circuit based on 7-transistor XOR-XNOR unit | |
| CN102457266B (en) | 2:1 multiplexer of SET/MOS (Single Electron Transistor/Metal oxide Semiconductor) hybrid structure based on threshold logic | |
| CN203340048U (en) | A multiplex logic gate with composite structure of MOS transistors and single-electron transistors | |
| CN102545882A (en) | Reconfigurable threshold logic unit based on SET (Single Electron Transistor)/MOS (Metal Oxide Semiconductor) composite structure | |
| CN203326975U (en) | Gating logic circuit formed by SET/MOS hybrid circuit | |
| CN202435380U (en) | Adder with SET (single-electron transistor)/MOS (metal oxide semiconductor) hybrid structure based on threshold logic |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |