CN102437047A - Shallow trench isolation (STI) structure chemical mechanical polishing (CMP) method and STI structure manufacture method - Google Patents

Shallow trench isolation (STI) structure chemical mechanical polishing (CMP) method and STI structure manufacture method Download PDF

Info

Publication number
CN102437047A
CN102437047A CN2011102502668A CN201110250266A CN102437047A CN 102437047 A CN102437047 A CN 102437047A CN 2011102502668 A CN2011102502668 A CN 2011102502668A CN 201110250266 A CN201110250266 A CN 201110250266A CN 102437047 A CN102437047 A CN 102437047A
Authority
CN
China
Prior art keywords
silicon nitride
layer
silica
silicon
protective layer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CN2011102502668A
Other languages
Chinese (zh)
Other versions
CN102437047B (en
Inventor
方精训
邓镭
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shanghai Huali Microelectronics Corp
Original Assignee
Shanghai Huali Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shanghai Huali Microelectronics Corp filed Critical Shanghai Huali Microelectronics Corp
Priority to CN201110250266.8A priority Critical patent/CN102437047B/en
Publication of CN102437047A publication Critical patent/CN102437047A/en
Application granted granted Critical
Publication of CN102437047B publication Critical patent/CN102437047B/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Element Separation (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)

Abstract

The invention discloses a shallow trench isolation (STI)-chemical mechanical polishing (CMP) method for a silicon oxide/silicon nitride double inner wall protection layer and a method for manufacturing an STI structure by the STI-CMP method. Grinding liquid with higher grinding speed ratio of the silicon oxide to the silicon nitride is used for removing a trench silicon dioxide filling layer, the operation is stopped on a silicon nitride protection layer, then, grinding liquid with a higher grinding speed ratio of the silicon nitride to the silicon oxide is used for grinding the silicon nitride protection layer, after the silicon nitride protection layer is completely removed, the original grinding liquid with the higher grinding speed ratio of the silicon oxide to the silicon nitride is used for grinding a silicon dioxide protection layer, and finally, the operation is stopped on a silicon nitride blocking layer. Therefore, the wet etching step for additionally removing the silicon nitride protection layer and the silicon dioxide protection layer in the traditional STI manufacture method is avoided, the process complexity is reduced, and the flatness of the wafer surface is favorably improved.

Description

A kind of sti structure CMP method and sti structure manufacture method
Technical field
The present invention relates to a kind of production process of electronic elements, relate in particular to and a kind ofly be used for the cmp method of the two inner wall protection layer fleet plough groove isolation structure of silica/silicon nitride and adopt said method to make the method for said fleet plough groove isolation structure.
Background technology
In semiconductor fabrication process, shallow trench isolation is widely used as a kind of device separation from (Shallow Trench Isolation, or STI) technology.As shown in Figure 1; Common STI technological process is: earlier deposit one deck silica (pad oxide) and silicon nitride (pad nitride) successively on silicon substrate (substrate) 1; Wherein silicon oxide layer is as the protective layer of silicon substrate, and (Fig. 1 a) as the barrier layer of subsequent etching and CMP process for silicon nitride.Successively through photoetching and etching, on silicon substrate, form needed shallow trench (Fig. 1 b) afterwards.The degree of depth of general groove is between 300 ~ 700nm.Then at the inwall of groove with thermal oxidation method growth layer of silicon dioxide protective layer (liner oxide), repairing the damage that etching causes substrate, and to the wedge angle sphering (corner rounding) (Fig. 1 c) of channel bottom.Again with chemical gas-phase method deposit (chemical vapor deposition or CVD) silicon dioxide as the filling trench isolation.Because the characteristic of chemical gas-phase method; Also can be in groove deposit silicon dioxide at the silicon dioxide layer (Fig. 1 d) of the suitable thickness of surface deposition of silicon nitride barrier; Need use chemico-mechanical polishing (Chemical-mechanical polishing or CMP) technology to grind the silicon dioxide of removing in the silicon nitride surface deposit at last; And stop on the silicon nitride barrier, finally form a smooth surface (Fig. 1 e) at wafer.Last again through the silicon dioxide removal of wet etching with silicon nitride and silicon nitride lower floor, expose surface of silicon.So far, isolating shallow trench is completed into.
Though traditional STI technology can improve the performance and the integrated level of device, also produces many problems in the manufacture process.One of them is isolated groove marginal trough (divot) phenomenon.This phenomenon is in the process of the silicon dioxide of wet etching removal silicon nitride and silicon nitride lower floor; Because the local stress of the silicon dioxide at shallow trench edge is different with material, and wet processing has isotropic characteristics and different silicon dioxide had different etch rates and cause.Isolated groove marginal trough phenomenon can cause a lot of negative effects to device, reduces like gate voltage, and electric leakage increases or the like.
Present a kind of method of eliminating or improving isolated groove marginal trough phenomenon is that trench wall is adopted two protective layers; Promptly earlier with thermal oxidation method at trench wall one deck silica protective layer of growing; Follow deposit one deck silicon nitride protective layer again, form the two protective layers (oxide/nitride double liner) of silica/silicon nitride.This method can go up the three-layer thin-film structure that forms the silica-filled layer of silica protective layer (liner oxide), silicon nitride protective layer (liner nitride) and groove in silicon nitride barrier (pad nitride).This structure is brought very big challenge to STI-CMP technology.This is because STI-CMP technology is the flatness and the following substrate of protection that reaches higher usually, all adopts to have the lapping liquid of higher silica to the grinding rate ratio of silicon nitride, and grinding can stop on the silicon nitride barrier (pad nitride) like this.
For this trilamellar membrane structure; Common STI-CMP grinds when finishing and can be parked on silicon nitride (liner nitride) protective layer; Thereby need extra wet process steps to remove silicon nitride protective layer successively, silica protective layer, and silicon nitride barrier and silica barrier layer; Promptly increase process complexity, be unfavorable for the flatness of crystal column surface again.
Summary of the invention
The present invention proposes a kind of CMP method; Use has higher silica and the lapping liquid of the grinding rate ratio of silicon nitride is ground removes the silica-filled layer of groove and be parked on the silicon nitride protective layer (liner nitride); Then grind silicon nitride protective layer (liner nitride) with having the lapping liquid of higher silicon nitride to silica grinding rate ratio; Removing silicon nitride protective layer (liner nitride) fully afterwards; Re-use the original lapping liquid abrasive silica protective layer (liner oxide) of higher silica that have, finally rest on the silicon nitride barrier (pad nitride) the grinding rate ratio of silicon nitride.
The invention provides a kind of cmp method that is used for the two inner wall protection layer shallow ditch groove structure of silica/silicon nitride, it is characterized in that step comprises:
Step 1 is used to have higher silica the lapping liquid of the grinding rate ratio of silicon nitride is ground the silica-filled layer of groove, and grinds and stop on the silicon nitride protective layer; Said higher silica is to the grinding rate ratio of silicon nitride, refer to silica to the silicon nitride grinding rate than greater than 1.
Step 2 is used to have higher silicon nitride the lapping liquid of silica grinding rate ratio is ground the silicon nitride protective layer layer, and grinds and stop on the silica protective layer; Said have higher silicon nitride to silica grinding rate ratio refer to silicon nitride to the silica grinding rate than greater than 1
Step 3 reuses the abrasive silica of lapping liquid described in the step 1 protective layer, and finally stops on the silicon nitride barrier;
Step 4, the silicon nitride and the silicon dioxide layer of protection of the outer substrate surface of removal shallow trench.
CMP method of the present invention is applicable to the CMP process (STI-CMP) of the shallow trench of the two inner wall protection layers (oxide/nitride double liner) of silica/silicon nitride, can overcome traditional STI-CMP technology and when grinding the two inner wall protection layer shallow trench of silica/silicon nitride, grind the problem less than silicon nitride barrier.
The present invention also provides a kind of sti structure manufacture method, and step comprises:
Step 1, deposit silicon dioxide barrier layer and silicon nitride barrier successively on the silicon substrate;
Step 2 through photoetching and etching, defines shallow channel isolation area on said silicon substrate;
Step 3 at said shallow trench deposit silicon dioxide layer of protection and silicon nitride protective layer successively, forms two inner wall protection layers;
Step 4, substrate surface silicon oxide deposition packed layer around shallow trench and shallow trench;
Step 5, barrier layer and protective layer are removed in chemico-mechanical polishing, and concrete steps comprise:
Step 5.1 use silica that the silicon nitride grinding rate is ground the silica-filled layer of groove than the lapping liquid greater than 1, and grinding stops on the silicon nitride protective layer;
Step 5.2 use silicon nitride that the silica grinding rate is ground the silicon nitride protective layer layer than the lapping liquid greater than 1, and grinding stops on the silica protective layer;
Step 5.3 reuses the abrasive silica of lapping liquid described in the step 5.1 protective layer, and finally stops on the silicon nitride barrier;
Step 5.4, the silicon nitride and the silicon dioxide layer of protection of the outer substrate surface of removal shallow trench.
In the above-mentioned method of the present invention, said silica to the silicon nitride grinding rate than greater than 1 lapping liquid abrasive material being one or both the mixing in silicon dioxide or the ceria; But this lapping liquid also can be other silica compares the lapping liquid greater than 1 to the silicon nitride grinding rate.
In the above-mentioned method of the present invention, said silicon nitride is hot phosphoric acid to the silica grinding rate than the lapping liquid greater than 1, but also can be other silicon nitrides to the silica grinding rate than greater than 1 lapping liquid.
In the above-mentioned method of the present invention, removing the silicon nitride of the outer substrate surface of shallow trench and the method for silicon dioxide layer of protection is wet etching.
The above-mentioned CMP process of the present invention can carry out on same abrasive disk, realizes the multistep polishing through switching lapping liquid; Also can on two ~ three abrasive disks of same CMP board, carry out the multistep polishing successively.
CMP method provided by the invention and STI manufacture method have been avoided the removal silicon nitride protective layer extra in the conventional art and the wet process steps of silica protective layer, have reduced process complexity, and help improving the flatness of crystal column surface.
Description of drawings
Fig. 1 is traditional sti structure manufacture method flow chart, wherein:
Fig. 1 a is silicon oxide deposition and a silicon nitride barrier successively on silicon substrate;
Fig. 1 b is a definition STI isolated area on silicon substrate;
Fig. 1 c is the silicon dioxide layer of protection successively of growing at the STI inwall;
Fig. 1 d is that the filling silica is isolated in deposit;
Fig. 1 e is for removing the silicon dioxide on silicon nitride barrier surface;
Fig. 2 is the two inner wall protection layer STI-CMP process charts of silica/silicon nitride of the present invention, wherein:
Fig. 2 a is STI inwall silicon oxide deposition and silicon nitride protective layer;
Fig. 2 b is that filling silicon dioxide is isolated in deposit;
Fig. 2 c is that CMP removes filling silicon dioxide, stops on the silicon nitride protective layer;
Fig. 2 d is that CMP removes silicon nitride protective layer, stops on the silica protective layer;
Fig. 2 e is that CMP removes the silica protective layer, stops on the silicon nitride barrier.
Embodiment
The invention provides a kind of cmp method that is used for the two inner wall protection layer shallow ditch groove structure of silica/silicon nitride, and a kind of usefulness method that said method is made sti structure is provided.With reference to specific embodiment the method for the invention is described in detail below and describe, so that better understand the present invention, but following embodiment does not limit the scope of the invention.
Embodiment 1
See figures.1.and.2, sti structure manufacture method of the present invention and CMP method step comprise:
Step 1, deposit silicon dioxide barrier layer 2 and silicon nitride barrier 3 successively on the silicon substrate 1; Concrete deposition process can be implemented with reference to prior art, like patent CN1138872C, document " technology and the application study thereof of photochemistry vapor deposition silicon nitride " (microelectronics and computer, 1995 (3): 45).
Step 2, through photoetching and etching, definition shallow channel isolation area 10 on said silicon substrate, concrete grammar can be implemented with reference to prior art, like patent CN101447424B disclosed method.
Step 3 at said shallow trench deposit silicon dioxide layer of protection successively 4 and silicon nitride protective layer 6, forms two inner wall protection layers;
Step 4, substrate surface silicon oxide deposition packed layer 5 around shallow trench and shallow trench;
Step 5, barrier layer and protective layer are removed in chemico-mechanical polishing;
Step 5.1 on abrasive disk, use the abrasive silica lapping liquid that the silica-filled layer of groove is ground, and grinding stops on the silicon nitride protective layer; Said abrasive silica grinding agent to the silica grinding rate to greater than the silicon nitride grinding rate;
Step 5.2 is switched lapping liquid, on same abrasive disk, use hot phosphoric acid lapping liquid that silicon nitride protective layer is ground, and grinding stops on the silica protective layer; Said hot phosphoric acid to the silicon nitride grinding rate greater than to the silica grinding rate;
Step 5.3 reuses the abrasive silica of lapping liquid described in the step 5.1 protective layer, and finally stops on the silicon nitride barrier;
Step 5.4, wet etching is removed the silicon nitride and the silicon dioxide layer of protection of the outer substrate surface of shallow trench.
Embodiment 2
See figures.1.and.2, sti structure manufacture method of the present invention and CMP method step comprise:
Step 1, deposit silicon dioxide barrier layer 2 and silicon nitride barrier 3 successively on the silicon substrate 1; Concrete deposition process can be implemented with reference to prior art, like patent CN1138872C, document " technology and the application study thereof of photochemistry vapor deposition silicon nitride " (microelectronics and computer, 1995 (3): 45).
Step 2, through photoetching and etching, definition shallow channel isolation area 10 on said silicon substrate, concrete grammar can be implemented with reference to prior art, like patent CN101447424B disclosed method.
Step 3 at said shallow trench deposit silicon dioxide layer of protection successively 4 and silicon nitride protective layer 6, forms two inner wall protection layers;
Step 4, substrate surface silicon oxide deposition packed layer 5 around shallow trench and shallow trench;
Step 5, barrier layer and protective layer are removed in chemico-mechanical polishing;
Step 5.1 on abrasive disk, use the ceria lapping fluid that the silica-filled layer of groove is ground, and grinding stops on the silicon nitride protective layer; Said abrasive silica grinding agent to the silica grinding rate to greater than the silicon nitride grinding rate;
Step 5.2 is switched lapping liquid, on same abrasive disk, use hot phosphoric acid lapping liquid that silicon nitride protective layer is ground, and grinding stops on the silica protective layer; Said hot phosphoric acid to the silicon nitride grinding rate greater than to the silica grinding rate;
Step 5.3 reuses the abrasive silica of lapping liquid described in the step 5.1 protective layer, and finally stops on the silicon nitride barrier;
Step 5.4, wet etching is removed the silicon nitride and the silicon dioxide layer of protection of the outer substrate surface of shallow trench.
Embodiment 3
See figures.1.and.2, sti structure manufacture method of the present invention and CMP method step comprise:
Step 1, deposit silicon dioxide barrier layer 2 and silicon nitride barrier 3 successively on the silicon substrate 1; Concrete deposition process can be implemented with reference to prior art, like patent CN1138872C, document " technology and the application study thereof of photochemistry vapor deposition silicon nitride " (microelectronics and computer, 1995 (3): 45).
Step 2, through photoetching and etching, definition shallow channel isolation area 10 on said silicon substrate, concrete grammar can be implemented with reference to prior art, like patent CN101447424B disclosed method.
Step 3 at said shallow trench deposit silicon dioxide layer of protection successively 4 and silicon nitride protective layer 6, forms two inner wall protection layers;
Step 4, substrate surface silicon oxide deposition packed layer 5 around shallow trench and shallow trench;
Step 5, barrier layer and protective layer are removed in chemico-mechanical polishing;
Step 5.1 on abrasive disk, use the ceria lapping fluid that the silica-filled layer of groove is ground, and grinding stops on the silicon nitride protective layer; Said abrasive silica grinding agent to the silica grinding rate to greater than the silicon nitride grinding rate;
Step 5.2 moves to another abrasive disk, uses hot phosphoric acid lapping liquid that silicon nitride protective layer is ground, and grinding stops on the silica protective layer; Said hot phosphoric acid to the silicon nitride grinding rate greater than to the silica grinding rate;
Step 5.3 moves in the 3rd abrasive disk or the step 2.1 on the abrasive disk, reuses the abrasive silica of lapping liquid described in the step 5.1 protective layer, and finally stops on the silicon nitride barrier;
Step 5.4, wet etching is removed the silicon nitride and the silicon dioxide layer of protection of the outer substrate surface of shallow trench.
The method that is used for the STI-CMP method of the two inner wall protection layers (oxide/nitride double liner) of silica/silicon nitride and adopts said method making sti structure disclosed by the invention; Have different oxidation silicon through use the lapping liquid of the grinding rate ratio of silicon nitride is removed silica-filled layer successively; Silicon nitride protective layer (liner nitride) and silica protective layer (liner oxide) finally are parked on the silicon nitride barrier (pad nitride).Thereby avoided the wet process steps of extra removal liner nitride and liner oxide, reduced process complexity, and helped improving the flatness of crystal column surface.
More than specific embodiment of the present invention is described in detail, but it is just as example, the present invention is not restricted to the specific embodiment of above description.To those skilled in the art, any equivalent modifications that the present invention is carried out with substitute also all among category of the present invention.Therefore, not breaking away from impartial conversion and the modification of being done under the spirit and scope of the present invention, all should contain within the scope of the invention.

Claims (8)

1. cmp method that is used for the two inner wall protection layer shallow ditch groove structure of silica/silicon nitride is characterized in that step comprises:
Step 1 use silica that the silicon nitride grinding rate is ground the silica-filled layer of groove than the lapping liquid greater than 1, and grinding stops on the silicon nitride protective layer;
Step 2 use silicon nitride that the silica grinding rate is ground the silicon nitride protective layer layer than the lapping liquid greater than 1, and grinding stops on the silica protective layer;
Step 3 reuses the abrasive silica of lapping liquid described in the step 1 protective layer, and finally stops on the silicon nitride barrier;
Step 4, the silicon nitride and the silicon dioxide layer of protection of the outer substrate surface of removal shallow trench.
2. cmp method according to claim 1 is characterized in that, the abrasive material of lapping liquid described in the step 1 is one or more the mixing in silicon dioxide or the ceria.
3. cmp method according to claim 1 is characterized in that, lapping liquid described in the step 2 is hot phosphoric acid.
4. cmp method according to claim 1 is characterized in that, the method for removing the substrate protective layer in the step 4 is a wet etching.
5. manufacturing method of shallow trench structure is characterized in that step comprises:
Step 1, deposit silicon dioxide barrier layer and silicon nitride barrier successively on the silicon substrate;
Step 2 through photoetching and etching, defines shallow channel isolation area on said silicon substrate;
Step 3 at said shallow trench deposit silicon dioxide layer of protection and silicon nitride protective layer successively, forms two inner wall protection layers;
Step 4, substrate surface silicon oxide deposition packed layer around shallow trench and shallow trench;
Step 5, barrier layer and protective layer are removed in chemico-mechanical polishing, and concrete steps comprise:
Step 5.1 use silica that the silicon nitride grinding rate is ground the silica-filled layer of groove than the lapping liquid greater than 1, and grinding stops on the silicon nitride protective layer;
Step 5.2 use silicon nitride that the silica grinding rate is ground the silicon nitride protective layer layer than the lapping liquid greater than 1, and grinding stops on the silica protective layer;
Step 5.3 reuses the abrasive silica of lapping liquid described in the step 5.1 protective layer, and finally stops on the silicon nitride barrier;
Step 5.4, the silicon nitride and the silicon dioxide layer of protection of the outer substrate surface of removal shallow trench.
6. manufacturing method of shallow trench structure according to claim 5 is characterized in that, the abrasive material of lapping liquid described in the step 5.1 is one or more the mixing in silicon dioxide or the ceria.
7. manufacturing method of shallow trench structure according to claim 5 is characterized in that, lapping liquid described in the step 5.2 is hot phosphoric acid.
8. manufacturing method of shallow trench structure according to claim 5 is characterized in that, the method for removing the substrate protective layer in the step 5.4 is a wet etching.
CN201110250266.8A 2011-08-29 2011-08-29 Shallow trench isolation (STI) structure chemical mechanical polishing (CMP) method and STI structure manufacture method Active CN102437047B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CN201110250266.8A CN102437047B (en) 2011-08-29 2011-08-29 Shallow trench isolation (STI) structure chemical mechanical polishing (CMP) method and STI structure manufacture method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN201110250266.8A CN102437047B (en) 2011-08-29 2011-08-29 Shallow trench isolation (STI) structure chemical mechanical polishing (CMP) method and STI structure manufacture method

Publications (2)

Publication Number Publication Date
CN102437047A true CN102437047A (en) 2012-05-02
CN102437047B CN102437047B (en) 2014-08-13

Family

ID=45985043

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201110250266.8A Active CN102437047B (en) 2011-08-29 2011-08-29 Shallow trench isolation (STI) structure chemical mechanical polishing (CMP) method and STI structure manufacture method

Country Status (1)

Country Link
CN (1) CN102437047B (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2014026549A1 (en) * 2012-08-13 2014-02-20 无锡华润上华科技有限公司 Chemical mechanical polishing method for shallow trench isolation structure
CN104347413A (en) * 2013-08-02 2015-02-11 中芯国际集成电路制造(上海)有限公司 Method for manufacturing FinFET semiconductor device
CN104517884A (en) * 2013-09-27 2015-04-15 中芯国际集成电路制造(上海)有限公司 Method for manufacturing semiconductor device
CN105702573A (en) * 2014-11-27 2016-06-22 联华电子股份有限公司 Method for flattening semiconductor device

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5976951A (en) * 1998-06-30 1999-11-02 United Microelectronics Corp. Method for preventing oxide recess formation in a shallow trench isolation
CN1540741A (en) * 2003-04-24 2004-10-27 台湾积体电路制造股份有限公司 Method for making shallow trench isolation even
KR20050067487A (en) * 2003-12-29 2005-07-04 주식회사 하이닉스반도체 Shallow trench isolation method of semiconductor device
US7294575B2 (en) * 2004-01-05 2007-11-13 United Microelectronics Corp. Chemical mechanical polishing process for forming shallow trench isolation structure
CN101154618A (en) * 2006-09-30 2008-04-02 中芯国际集成电路制造(上海)有限公司 Method for forming device isolation region

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5976951A (en) * 1998-06-30 1999-11-02 United Microelectronics Corp. Method for preventing oxide recess formation in a shallow trench isolation
CN1540741A (en) * 2003-04-24 2004-10-27 台湾积体电路制造股份有限公司 Method for making shallow trench isolation even
KR20050067487A (en) * 2003-12-29 2005-07-04 주식회사 하이닉스반도체 Shallow trench isolation method of semiconductor device
US7294575B2 (en) * 2004-01-05 2007-11-13 United Microelectronics Corp. Chemical mechanical polishing process for forming shallow trench isolation structure
CN101154618A (en) * 2006-09-30 2008-04-02 中芯国际集成电路制造(上海)有限公司 Method for forming device isolation region

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2014026549A1 (en) * 2012-08-13 2014-02-20 无锡华润上华科技有限公司 Chemical mechanical polishing method for shallow trench isolation structure
CN104347413A (en) * 2013-08-02 2015-02-11 中芯国际集成电路制造(上海)有限公司 Method for manufacturing FinFET semiconductor device
CN104347413B (en) * 2013-08-02 2016-12-28 中芯国际集成电路制造(上海)有限公司 A kind of method making FinFET semiconductor device
CN104517884A (en) * 2013-09-27 2015-04-15 中芯国际集成电路制造(上海)有限公司 Method for manufacturing semiconductor device
CN104517884B (en) * 2013-09-27 2017-11-14 中芯国际集成电路制造(上海)有限公司 A kind of method for making semiconductor devices
CN105702573A (en) * 2014-11-27 2016-06-22 联华电子股份有限公司 Method for flattening semiconductor device
CN105702573B (en) * 2014-11-27 2019-03-26 联华电子股份有限公司 The method for planarizing semiconductor device

Also Published As

Publication number Publication date
CN102437047B (en) 2014-08-13

Similar Documents

Publication Publication Date Title
CN102280402A (en) Method for etching and filling deep groove
CN107017161B (en) Method for reducing dishing recess in STI-CMP process
CN106571294B (en) Method for manufacturing semiconductor device
CN102814727A (en) Method for chemically and mechanically grinding shallow trench isolation structure
CN102437047B (en) Shallow trench isolation (STI) structure chemical mechanical polishing (CMP) method and STI structure manufacture method
CN103227111B (en) The manufacture method of semiconductor device
CN103377912B (en) Shallow trench isolation chemical-mechanical planarization method
CN101577242B (en) Shallow trench isolation structure and forming method thereof
CN105448691A (en) Semiconductor device, manufacturing method thereof, and electronic device
CN110391184B (en) Method for manufacturing zero-layer interlayer film
CN102969265A (en) Method for manufacturing isolation structure of shallow groove
CN101425476A (en) Shallow slot preparing method
CN104078346A (en) Planarization method for semi-conductor device
CN101989566A (en) Manufacture method of semiconductor device and flash memory device
CN111584419A (en) Method for forming trench isolation structure and trench isolation structure
CN102956535A (en) Semiconductor device and manufacturing method thereof
CN110265294B (en) Method for improving thickness uniformity of floating gate and semiconductor structure
CN111354675B (en) Shallow trench isolation structure and forming method thereof
CN108520863B (en) Method for manufacturing shallow trench insulation structure
CN102969266A (en) Method for manufacturing isolation structure of shallow groove
CN104882406B (en) A kind of preparation technology of STI isolation radiation hardening structure
CN110957215B (en) Planarization process
CN102956559B (en) Method for manufacturing metal gate
US6897121B2 (en) Method of removing HDP oxide deposition
CN103337473B (en) The method of protection shallow channel isolation area

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant