CN102291132B - Current-mode-logic-based high speed high-oscillation amplitude divide-by-two frequency divider circuit - Google Patents
Current-mode-logic-based high speed high-oscillation amplitude divide-by-two frequency divider circuit Download PDFInfo
- Publication number
- CN102291132B CN102291132B CN 201110154956 CN201110154956A CN102291132B CN 102291132 B CN102291132 B CN 102291132B CN 201110154956 CN201110154956 CN 201110154956 CN 201110154956 A CN201110154956 A CN 201110154956A CN 102291132 B CN102291132 B CN 102291132B
- Authority
- CN
- China
- Prior art keywords
- semiconductor
- oxide
- metal
- type flip
- flip flop
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Abstract
The invention discloses a high speed high-oscillation amplitude divide-by-two frequency divider circuit, which belongs to the technical fields of integrated circuit designing and signal processing. Specifically, the circuit mainly comprises two high speed high-oscillation amplitude D triggers which are cascaded. The D trigger of each stage eliminates the bias of a tail current source based on the conventional D trigger having a current-mode logic (CML) structure, and adopts a P-channel metal oxide semiconductor (PMOS) transistor as a load; and simultaneously, a PMOS and N-channel metal oxide semiconductor (NMOS) complementary cross coupling pair structure and the like are adopted by the output stage of the circuit to finally achieve the aims of increasing the oscillation amplitude of an output signal and making the oscillation amplitude of the output signal approximate to full oscillation amplitude under the condition of ensuring the high speed working of the circuit. The circuit not only can directly drive a post circuit, reduces system power consumption to a certain extent, compensates for the shortcomings of a conventional divide-by-two frequency divider, and is suitable for a high speed frequency divider part in a low-power consumption preposed dual-mode prescaler front-end without any additional level conversion amplification circuit.
Description
Technical field
The invention belongs to integrated circuit (IC) design and signal processing technology field, be specifically related to a kind of 2.5GHz-5.5GHz of working in, remove the two-divider circuit based on the high speed long arc of current mode logic, be mainly used in the frequency synthesizer of ultra-high frequency wireless communication system.
Background technology
In recent years, under the promotion that IC industry develops rapidly, variation with rapid changepl. never-ending changes and improvements is occuring in wireless communication technology.What wireless communication technology was a large amount of is applied to such as mobile phone, WLAN (WLAN), super high frequency radio frequency identification (UHF RFID), the aspects such as global positioning system (GPS), and various standard agreement and technical application level go out not poor.Wireless communication system is also thereupon more and more faster to transmission rate, and security performance is more and more higher, the future development that reliability is become better and better.Frequency synthesizer has been obtained sufficient development as the pith of wireless communication system front end in recent years, be more widely used method and consist of frequency synthesizer with phase-locked loop (PLL) at present.
In phase-locked loop frequency integrator, frequency divider is positioned at the feedback fraction of whole cyclic system, also is one of module that is operated in highest frequency, and its performance often has conclusive impact to systematic function.Because the output of voltage controlled oscillator directly accesses frequency divider, so be operated in the preposition dual-modulus prescaler of highest frequency, its power consumption accounts for the major part of whole frequency synthesizer power consumption.Along with the continuous rising of Modern Communication System operating frequency, its power consumption also sharply increases.In this case, the design difficulty of preposition dual-modulus prescaler is very high in the frequency divider, and becomes the bottleneck of whole system speed and optimised power consumption.At present, be positioned at dual-modulus prescaler high speed foremost except two-divider, mostly adopt the high speed d type flip flop of current mode logic (CML) to realize.Shown in the accompanying drawing 1 is the circuit diagram of this traditional C ML structure d type flip flop.Its comprises sampling and latchs two stages when working, its operation principle mainly is by switching over, carries out current delivery, thereby realizes difference output.Because the differential pair structure of CML is equivalent to a switch, differential signal only need be higher than the threshold voltage of metal-oxide-semiconductor just can open metal-oxide-semiconductor, so differential signal only needs less voltage swing just can finish function, and power consumption is relatively low, and operating rate is also very fast.Simultaneously, because circuit has adopted differential configuration, therefore have better common mode noise rejection characteristic, have stronger antijamming capability with respect to single-ended cmos circuit.But traditional C ML structure d type flip flop voltage swing less, can not reach the characteristics of full swing, also so that bring in actual applications extra circuit overhead.Shown in the accompanying drawing 2 is a typical Phase-switching high-speed dual mode counter-divider circuit block diagram.The front two-stage of circuit forms except two-divider by two of cascade, if they all adopt the CML structure, then Half Speed can be less except the output voltage swing of two-divider, it just can not select a data selector directly to link to each other with Phase-switching four, at this moment just need to add CML-CMOS level shifting circuit between the data selector except two-divider and Phase-switching four select in Half Speed.Final this meeting is so that the certain extra power consumption of whole dual-mode frequency divider generation and taken more chip area.
In sum, a kind of two-divider circuit that removes with high speed, long arc, low-power consumption of design has great meaning for the lifting of whole preposition dual-modulus prescaler performance.
Summary of the invention
The objective of the invention is to design a kind of high speed long arc based on current mode logic and remove the two-divider circuit, should not only can be operated under the very high velocity conditions except the two-divider circuit, and has an advantage of low noise, high anti-jamming capacity, simultaneously can also directly drive late-class circuit and needn't add again the amplifying circuit of level conversion, reduce to a certain extent system power dissipation, remedied the deficiency except two-divider that traditional C ML structure d type flip flop consists of.
In order to solve the technical problem of above-mentioned traditional C ML structure d type flip flop, the present invention adopts following technical scheme.Described high speed long arc is on the traditional C ML structure d type flip flop basis shown in the accompanying drawing 1 except the two-divider circuit, remove the tail current source biasing, and make clock to the direct ground connection of the source electrode of pipe, thus a part of overdrive voltage of having avoided tail current source to consume, the power consumption that makes system is less also.Adopt simultaneously the PMOS pipe belt for ohmic load commonly used, and with the direct ground connection of its grid, the PMOS plumber is done at linear zone, because the impedance under the different operating state of d type flip flop of these PMOS active loads is different, thereby can make the propagation delay time constant of system less, improve the operating rate of whole circuit, and obtained larger output voltage swing.Adopt again PMOS and NMOS complementary cross-coupled pair structure to replace simple NMOS coupling to structure in the circuit output stage, thereby under the condition that guarantees the circuit high speed operation, further improved the amplitude of oscillation of output signal and reached approximate full swing.
Concrete technical scheme of the present invention is:
A kind of high speed long arc mainly is made of the cascade of two high speed long arc d type flip flops except the two-divider circuit, and the described two-divider circuit that removes includes power positive end VDD, power supply negative terminal GND, dc offset voltage input port V
BIAS, except two-divider difference positive clock signal input terminal mouth V
CLK, except two-divider difference negative clock signal input terminal mouth
, except two-divider I road difference positive fractional frequency signal output port V
I0, except two-divider I road difference negative fractional frequency signal output port V
I180, except two-divider Q road difference positive fractional frequency signal output port V
Q90, except two-divider Q road difference negative fractional frequency signal output port V
Q270The described two-divider circuit that removes also includes the first capacitor C 1, the second capacitor C 2, the first resistance R 1, the second resistance R 2, the first d type flip flop D1 and the second d type flip flop D2; Wherein the circuit structure of the first d type flip flop D1 and the second d type flip flop D2 is identical.The first d type flip flop D1 includes positive source signal access port V+, power cathode signal access port V-, d type flip flop difference positive data-signal input port A, d type flip flop difference negative data-signal input port
, d type flip flop difference positive clock signal input terminal mouth CLK, d type flip flop difference negative clock signal input terminal mouth
, d type flip flop difference positive data-signal output port Q, d type flip flop difference negative data-signal output port
The A end of described the first d type flip flop D1 is with the second d type flip flop D2's
End links to each other, the first d type flip flop D1's
End links to each other with the Q end of the second d type flip flop D2; The A end of the Q of described the first d type flip flop D1 end and the second d type flip flop D2 all with remove two-divider I road difference positive fractional frequency signal output port V
I0Link to each other, the first d type flip flop D1's
End and the second d type flip flop D2's
End all with except two-divider I road difference negative fractional frequency signal output port V
I180Link to each other, the Q of the second d type flip flop D2 holds and removes two-divider Q road difference positive fractional frequency signal output port V
Q90Link to each other, the second d type flip flop D2's
Hold and remove two-divider Q road difference negative fractional frequency signal output port V
Q270Link to each other; The V+ end of described the first d type flip flop D1 and the V+ end of the second d type flip flop D2 all link to each other with power positive end VDD, and the V-end of the first d type flip flop D1 and the V-end of the second d type flip flop D2 all link to each other with power supply negative terminal GND; The CLK end of described the first d type flip flop D1, the second d type flip flop D2's
End all links to each other with an end of the first capacitor C 1 with an end of the first resistance R 1, the first d type flip flop D1's
End, the CLK end of the second d type flip flop D2 all links to each other with an end of the second capacitor C 2 with an end of the second resistance R 2; The other end of the first capacitor C 1 with except two-divider difference positive clock signal input terminal mouth V
CLKLink to each other, the other end of the second capacitor C 2 with except two-divider difference negative clock signal input terminal mouth
Link to each other, the other end of the other end of the first resistance R 1 and the second resistance R 2 all with dc offset voltage input port V
BIASLink to each other.
Remove in the two-divider circuit in high speed long arc of the present invention, described the first d type flip flop D1 circuit includes the first metal-oxide-semiconductor M1, the second metal-oxide-semiconductor M2, the 3rd metal-oxide-semiconductor M3, the 4th metal-oxide-semiconductor M4, the 5th metal-oxide-semiconductor M5, the 6th metal-oxide-semiconductor M6, the 7th metal-oxide-semiconductor M7, the 8th metal-oxide-semiconductor M8, the 9th metal-oxide-semiconductor M9, the tenth metal-oxide-semiconductor M10, the 11 metal-oxide-semiconductor M11, the first metal-oxide-semiconductor M1 among described the first d type flip flop D1, the second metal-oxide-semiconductor M2, the 3rd metal-oxide-semiconductor M3, the 4th metal-oxide-semiconductor M4, the 7th metal-oxide-semiconductor M7 and the 8th metal-oxide-semiconductor M8 all are NMOS pipes, the 5th metal-oxide-semiconductor M5, the 6th metal-oxide-semiconductor M6, the 9th metal-oxide-semiconductor M9, the tenth metal-oxide-semiconductor M10 and the 11 MOS pipe M11 all are PMOS pipes; The source electrode of the source electrode of the first metal-oxide-semiconductor M1 and the second metal-oxide-semiconductor M2 all links to each other with power cathode signal access port V-, the grid of the first metal-oxide-semiconductor M1 all links to each other with d type flip flop difference positive clock signal input terminal mouth CLK with the grid of the 11 metal-oxide-semiconductor M11, the grid of the second metal-oxide-semiconductor M2 and d type flip flop difference negative clock signal input terminal mouth
Link to each other; The source electrode of the source electrode of the 3rd metal-oxide-semiconductor M3 and the 4th metal-oxide-semiconductor M4 all links to each other with the drain electrode of the first metal-oxide-semiconductor M1, the grid of the 3rd metal-oxide-semiconductor M3 links to each other with d type flip flop difference positive data-signal input port A, the grid of the 4th metal-oxide-semiconductor M4 and d type flip flop difference negative data-signal input port
Link to each other; The drain electrode of the drain electrode of the 5th metal-oxide-semiconductor M5 and the 6th metal-oxide-semiconductor M6 links to each other with the drain electrode of the 3rd metal-oxide-semiconductor M3 and the drain electrode of the 4th metal-oxide-semiconductor M4 respectively, the source electrode of the source electrode of the 5th metal-oxide-semiconductor M5 and the 6th metal-oxide-semiconductor M6 all links to each other with positive source signal access port V+, and the grid of the grid of the 5th metal-oxide-semiconductor M5 and the 6th metal-oxide-semiconductor M6 all links to each other with power cathode signal access port V-; The source electrode of the source electrode of the 7th metal-oxide-semiconductor M7 and the 8th metal-oxide-semiconductor M8 all links to each other with the drain electrode of the second metal-oxide-semiconductor M2, the grid of the grid of the 7th metal-oxide-semiconductor M7 and the 8th metal-oxide-semiconductor M8 links to each other with the grid of the 9th metal-oxide-semiconductor M9 and the grid of the tenth metal-oxide-semiconductor M10 respectively, the drain electrode of the drain electrode of the 7th metal-oxide-semiconductor M7 and the 8th metal-oxide-semiconductor M8 links to each other with the drain electrode of the 9th metal-oxide-semiconductor M9 and the drain electrode of the tenth metal-oxide-semiconductor M10 respectively, the source electrode of the source electrode of the 9th metal-oxide-semiconductor M9 and the tenth metal-oxide-semiconductor M10 all links to each other with the drain electrode of the 11 metal-oxide-semiconductor M11, and the source electrode of the 11 metal-oxide-semiconductor M11 links to each other with positive source signal access port V+; The grid of the drain electrode of the drain electrode of the 5th metal-oxide-semiconductor M5, the 9th metal-oxide-semiconductor M9 and the tenth metal-oxide-semiconductor M10 all with d type flip flop difference negative data-signal output port
Link to each other, the drain electrode of the 6th metal-oxide-semiconductor M6, the drain electrode of the grid of the 9th metal-oxide-semiconductor M9 and the tenth metal-oxide-semiconductor M10 all link to each other with d type flip flop difference positive data-signal output port Q.
With comparing except the two-divider circuit that traditional C ML structure d type flip flop consists of, the present invention has obtained following beneficial effect:
1, of the present invention except the two-divider circuit, can be operated under the hyperfrequency condition, have the advantage of high speed, low noise, high anti-jamming capacity and wider frequency input range.
2, of the present invention except the two-divider circuit, adopt PMOS pipe active load to replace ohmic load commonly used, adopt again PMOS and NMOS complementary cross-coupled pair structure to replace simple NMOS coupling to structure in the circuit output stage, thereby under the condition that guarantees the circuit high speed operation, make the amplitude of oscillation of output signal reach approximate full swing.
3, of the present invention except the two-divider circuit, removed the tail current source biasing, a part of overdrive voltage of having avoided tail current source to consume, and can directly drive late-class circuit, greatly reduce to a certain extent the complexity of system, make the power consumption of system lower, also saved the area of chip.
Description of drawings
Fig. 1 is the circuit diagram of traditional C ML structure d type flip flop;
Fig. 2 is existing typical Phase-switching high-speed dual mode counter-divider circuit block diagram;
Fig. 3 is circuit diagram of the present invention;
Fig. 4 is the circuit diagram of the present invention the first d type flip flop D1.
Embodiment
Below; will the present invention is described further by specific embodiment; yet embodiment only is giving an example of alternative embodiment of the present invention, and its disclosed feature only is used for explanation and sets forth technical scheme of the present invention, the protection range that is not intended to limit the present invention.
Now describe in conjunction with the accompanying drawings and embodiments technical scheme of the present invention in detail.
Embodiment
Present embodiment has and the identical circuit structure of circuit shown in the accompanying drawing 3,4, and the components and parts of present embodiment and circuit parameter are enumerated as follows:
The capacitance of the first capacitor C 1, the second capacitor C 2 is respectively: 2.45544pF, 2.45544pF.
The resistance of the first resistance R 1, the second resistance R 2 is respectively: 1.13398 K Ω, 1.13398 K Ω.
The breadth length ratio size (W/L) of the first metal-oxide-semiconductor M1, the second metal-oxide-semiconductor M2, the 3rd metal-oxide-semiconductor M3, the 4th metal-oxide-semiconductor M4, the 5th metal-oxide-semiconductor M5, the 6th metal-oxide-semiconductor M6, the 7th metal-oxide-semiconductor M7, the 8th metal-oxide-semiconductor M8, the 9th metal-oxide-semiconductor M9, the tenth metal-oxide-semiconductor M10 and the 11 metal-oxide-semiconductor M11 is respectively: 140um/0.2um, 140um/0.2um, 9um/0.18um, 9um/0.18um, 8.2um/0.18um, 8.2um/0.18um, 9um/0.18um, 9um/0.18um, 18um/0.18um, 18um/0.18um, 280um/0.2um.
Components and parts and the circuit parameter of the second d type flip flop D2 and the first d type flip flop D1 are in full accord.
The power positive end vdd voltage is: 1.8V, power supply negative terminal (GND) is: 0V.
Dc offset voltage input port V
BIASInput voltage be: 0.572V.
Except two-divider difference positive clock signal input terminal mouth V
CLKWith except two-divider difference negative clock signal input terminal mouth
The input clock signal frequency range be: 2.5GHz-5.5GHz, DC potential is: 0.9V, the peak-to-peak value of signal amplitude is: 1.8V.Wherein except two-divider difference positive clock signal input terminal mouth V
CLKThe input clock signal initial phase be 0 degree, except two-divider difference negative clock signal input terminal mouth
The input clock signal initial phase be 180 the degree.
The below describes the course of work of the present invention in detail:
Consult Fig. 3, Fig. 4, do not have clock signal input (V at circuit
CLKWith
Be 0) time, the direct grid current bias voltage of the first metal-oxide-semiconductor M1 and the second metal-oxide-semiconductor M2 equals dc offset voltage input port V
BIASInput voltage.When the high frequency clock signal input is arranged, because two clock signal input terminals have adopted respectively the first capacitor C 1,2 two capacitances of the second capacitor C, so the flip-flop in the input high frequency clock signal is by filtering, and alternating component is added on the direct grid current bias voltage of the first metal-oxide-semiconductor M1 and the second metal-oxide-semiconductor M2.Simultaneously, because the first resistance R 1 and the second resistance R 2 have all adopted large resistance, so these high-frequency ac compositions also can't be transferred to dc offset voltage input port V by them
BIASThereby, for the first metal-oxide-semiconductor M1 and the second metal-oxide-semiconductor M2 provide metastable direct grid current bias voltage.The 3rd metal-oxide-semiconductor M3 and the 4th metal-oxide-semiconductor M4 have formed one group of differential pair tube, can improve except the inhibition ability of two-divider circuit to common-mode noise.Owing to should not design the larger resistance of resistance in the CMOS technique, so the grid of the 5th metal-oxide-semiconductor M5 and the 6th metal-oxide-semiconductor M6 all direct ground connection has replaced ohmic load commonly used, and form the active load of two sectional area less, the impedance under the different conditions of circuit working of these two active loads is not identical yet, thereby both improved the operating rate of whole circuit, can obtain larger output voltage swing again.The 7th metal-oxide-semiconductor M7 and the 8th metal-oxide-semiconductor M8 have formed NMOS complementary cross-coupled pair pipe, the 9th metal-oxide-semiconductor M9 and the tenth metal-oxide-semiconductor M10 have formed PMOS complementary cross-coupled pair pipe, the circuit output stage adopts these two groups of complementary cross-coupled pair pipe belts for simple NMOS complementary cross-coupled pair pipe in the traditional structure simultaneously, can strengthen the positive feedback effect of output-stage circuit, thereby under the condition that guarantees the circuit high speed operation, further improved the amplitude of oscillation of output signal and reached approximate full swing.
For the first trigger D1 or the second trigger D2, comprise during its work the sampling and latch two stages.When d type flip flop difference positive clock signal input terminal mouth CLK is effective high level, the first metal-oxide-semiconductor M1 opens, its bias current flows through from the 3rd metal-oxide-semiconductor M3 or the 4th metal-oxide-semiconductor M4 place branch road fully, the input transfer of data of d type flip flop difference positive data-signal input port A is to d type flip flop difference positive data-signal output port Q, d type flip flop difference negative data-signal input port
The input transfer of data to d type flip flop difference negative data-signal output port
Thereby, realize sampling process; Simultaneously, because d type flip flop difference negative clock signal input terminal mouth
Be invalid low level, the second metal-oxide-semiconductor M2 turn-offs, so in the sampling process, the complementary cross-coupled pair pipe is closed and inoperative.When d type flip flop difference positive clock signal input terminal mouth CLK was invalid low level, the first metal-oxide-semiconductor M1 turn-offed input difference is closed pipe and inoperative; Simultaneously, because d type flip flop difference negative clock signal input terminal mouth
Be effective high level, the second metal-oxide-semiconductor M2 opens, an its bias current fully branch road of each group from NMOS, PMOS complementary cross-coupled pair pipe flows through, the output data of d type flip flop difference positive data-signal output port Q and d type flip flop difference negative data-signal output port
The output data communication device cross the positive feedback effect of NMOS, PMOS complementary cross-coupled pair pipe and be held, thereby realize the process that latchs.
Except the two-divider circuit, it is to be made of hypotactic the first d type flip flop D1 and the second trigger D2 cascade for whole.When removing two-divider difference positive clock signal input terminal mouth V
CLKDuring for high level, the first d type flip flop D1 enters sample phase, and the second trigger D2 enters latch stage.Like this, the d type flip flop difference negative data-signal output port of the second trigger D2
The output data constant owing to keep latch mode, and as the input data of the d type flip flop difference positive data-signal input port A of the first d type flip flop D1, after the first trigger D1 sampling, directly be transferred to simultaneously the d type flip flop difference positive data-signal output port Q of the first trigger D1; The d type flip flop difference negative data-signal output port of the d type flip flop difference positive data-signal output port Q of the second trigger D2 and the second trigger D2
The working condition of output data similar.When removing two-divider difference positive clock signal input terminal mouth V
CLKDuring for low level, the first d type flip flop D1 enters latch stage, and the second trigger D2 enters sample phase.The output data of the d type flip flop difference positive data-signal output port Q of the first d type flip flop D1 are still constant owing to keep latch mode, and as the input data of the d type flip flop difference positive data-signal input port A of the second d type flip flop D2, after the second trigger D2 sampling, directly be transferred to simultaneously the d type flip flop difference positive data-signal output port Q of the second trigger D2; The d type flip flop difference negative data-signal output port of the first trigger D1
Similar with the working condition of the output data of the d type flip flop difference positive data-signal output port Q of the first trigger D1.
Foregoing is exemplifying of specific embodiments of the invention, for the wherein not equipment of detailed description and structure, should be understood to take the existing common apparatus in this area and universal method to be implemented.
Claims (1)
1. the high speed long arc based on current mode logic is removed the two-divider circuit, it is characterized in that this circuit includes power positive end VDD, power supply negative terminal GND, dc offset voltage input port V
BIAS, except two-divider difference positive clock signal input terminal mouth V
CLK, except two-divider difference negative clock signal input terminal mouth
, except two-divider I road difference positive fractional frequency signal output port V
I0, except two-divider I road difference negative fractional frequency signal output port V
I180, except two-divider Q road difference positive fractional frequency signal output port V
Q90, except two-divider Q road difference negative fractional frequency signal output port V
Q270, described circuit also includes the first capacitor C 1, the second capacitor C 2, the first resistance R 1, the second resistance R 2, the first d type flip flop D1 and the second d type flip flop D2; Wherein the circuit structure of the first d type flip flop D1 and the second d type flip flop D2 is identical; The first d type flip flop D1 and the second d type flip flop D2 include respectively positive source signal access port V+, power cathode signal access port V-, d type flip flop difference positive data-signal input port A, d type flip flop difference negative data-signal input port
, d type flip flop difference positive clock signal input terminal mouth CLK, d type flip flop difference negative clock signal input terminal mouth
, d type flip flop difference positive data-signal output port Q, d type flip flop difference negative data-signal output port
The A end of described the first d type flip flop D1 is with the second d type flip flop D2's
End links to each other, the first d type flip flop D1's
End links to each other with the Q end of the second d type flip flop D2; The A end of the Q of described the first d type flip flop D1 end and the second d type flip flop D2 all with remove two-divider I road difference positive fractional frequency signal output port V
I0Link to each other, the first d type flip flop D1's
End and the second d type flip flop D2's
End all with except two-divider I road difference negative fractional frequency signal output port V
I180Link to each other, the Q of the second d type flip flop D2 holds and removes two-divider Q road difference positive fractional frequency signal output port V
Q90Link to each other, the second d type flip flop D2's
Hold and remove two-divider Q road difference negative fractional frequency signal output port V
Q270Link to each other; The V+ end of described the first d type flip flop D1 and the V+ end of the second d type flip flop D2 all link to each other with power positive end VDD, and the V-end of the first d type flip flop D1 and the V-end of the second d type flip flop D2 all link to each other with power supply negative terminal GND; The CLK end of described the first d type flip flop D1, the second d type flip flop D2's
End all links to each other with an end of the first capacitor C 1 with an end of the first resistance R 1, the first d type flip flop D1's
The CLK end of end, the second d type flip flop D2 all links to each other with an end of the second capacitor C 2 with an end of the second resistance R 2; The other end of the first capacitor C 1 with except two-divider difference positive clock signal input terminal mouth V
CLKLink to each other, the other end of the second capacitor C 2 with except two-divider difference negative clock signal input terminal mouth
Link to each other, the other end of the other end of the first resistance R 1 and the second resistance R 2 all with dc offset voltage input port V
BIASLink to each other; Wherein:
Described the first d type flip flop D1 circuit and the second d type flip flop D2 circuit include respectively the first metal-oxide-semiconductor M1, the second metal-oxide-semiconductor M2, the 3rd metal-oxide-semiconductor M3, the 4th metal-oxide-semiconductor M4, the 5th metal-oxide-semiconductor M5, the 6th metal-oxide-semiconductor M6, the 7th metal-oxide-semiconductor M7, the 8th metal-oxide-semiconductor M8, the 9th metal-oxide-semiconductor M9, the tenth metal-oxide-semiconductor M10, the 11 metal-oxide-semiconductor M11, the source electrode of the source electrode of the first metal-oxide-semiconductor M1 and the second metal-oxide-semiconductor M2 all links to each other with power cathode signal access port V-, the grid of the first metal-oxide-semiconductor M1 all links to each other with d type flip flop difference positive clock signal input terminal mouth CLK with the grid of the 11 metal-oxide-semiconductor M11, the grid of the second metal-oxide-semiconductor M2 and d type flip flop difference negative clock signal input terminal mouth
Link to each other; The source electrode of the source electrode of the 3rd metal-oxide-semiconductor M3 and the 4th metal-oxide-semiconductor M4 all links to each other with the drain electrode of the first metal-oxide-semiconductor M1, the grid of the 3rd metal-oxide-semiconductor M3 links to each other with d type flip flop difference positive data-signal input port A, the grid of the 4th metal-oxide-semiconductor M4 and d type flip flop difference negative data-signal input port
Link to each other; The drain electrode of the drain electrode of the 5th metal-oxide-semiconductor M5 and the 6th metal-oxide-semiconductor M6 links to each other with the drain electrode of the 3rd metal-oxide-semiconductor M3 and the drain electrode of the 4th metal-oxide-semiconductor M4 respectively, the source electrode of the source electrode of the 5th metal-oxide-semiconductor M5 and the 6th metal-oxide-semiconductor M6 all links to each other with positive source signal access port V+, and the grid of the grid of the 5th metal-oxide-semiconductor M5 and the 6th metal-oxide-semiconductor M6 all links to each other with power cathode signal access port V-; The source electrode of the source electrode of the 7th metal-oxide-semiconductor M7 and the 8th metal-oxide-semiconductor M8 all links to each other with the drain electrode of the second metal-oxide-semiconductor M2, the grid of the grid of the 7th metal-oxide-semiconductor M7 and the 8th metal-oxide-semiconductor M8 links to each other with the grid of the 9th metal-oxide-semiconductor M9 and the grid of the tenth metal-oxide-semiconductor M10 respectively, the drain electrode of the drain electrode of the 7th metal-oxide-semiconductor M7 and the 8th metal-oxide-semiconductor M8 links to each other with the drain electrode of the 9th metal-oxide-semiconductor M9 and the drain electrode of the tenth metal-oxide-semiconductor M10 respectively, the source electrode of the source electrode of the 9th metal-oxide-semiconductor M9 and the tenth metal-oxide-semiconductor M10 all links to each other with the drain electrode of the 11 metal-oxide-semiconductor M11, and the source electrode of the 11 metal-oxide-semiconductor M11 links to each other with positive source signal access port V+; The grid of the drain electrode of the drain electrode of the 5th metal-oxide-semiconductor M5, the 9th metal-oxide-semiconductor M9 and the tenth metal-oxide-semiconductor M10 all with d type flip flop difference negative data-signal output port
Link to each other, the grid of the drain electrode of the 6th metal-oxide-semiconductor M6, the 9th metal-oxide-semiconductor M9 all links to each other with d type flip flop difference positive data-signal output port Q with the drain electrode of the tenth metal-oxide-semiconductor M10;
The first metal-oxide-semiconductor M1 among described the first d type flip flop D1 and the second d type flip flop D2, the second metal-oxide-semiconductor M2, the 3rd metal-oxide-semiconductor M3, the 4th metal-oxide-semiconductor M4, the 7th metal-oxide-semiconductor M7 and the 8th metal-oxide-semiconductor M8 are the NMOS pipe; The 5th metal-oxide-semiconductor M5, the 6th metal-oxide-semiconductor M6, the 9th metal-oxide-semiconductor M9, the tenth metal-oxide-semiconductor M10 and the 11 MOS pipe M11 are the PMOS pipe.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201110154956 CN102291132B (en) | 2011-06-10 | 2011-06-10 | Current-mode-logic-based high speed high-oscillation amplitude divide-by-two frequency divider circuit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN 201110154956 CN102291132B (en) | 2011-06-10 | 2011-06-10 | Current-mode-logic-based high speed high-oscillation amplitude divide-by-two frequency divider circuit |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN102291132A CN102291132A (en) | 2011-12-21 |
| CN102291132B true CN102291132B (en) | 2013-01-23 |
Family
ID=45337274
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN 201110154956 Expired - Fee Related CN102291132B (en) | 2011-06-10 | 2011-06-10 | Current-mode-logic-based high speed high-oscillation amplitude divide-by-two frequency divider circuit |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN102291132B (en) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN102916695B (en) * | 2012-11-02 | 2014-03-12 | 长沙景嘉微电子股份有限公司 | High-speed preposed dual frequency divider circuit and implementing method thereof |
| CN103281071B (en) * | 2013-06-21 | 2016-04-13 | 中国科学院上海高等研究院 | Latch and comprise the divider circuit of this latch |
| CN103532544B (en) * | 2013-09-24 | 2016-06-01 | 南京中科微电子有限公司 | The low-power consumption of a kind of band gating function is except two-divider |
| CN103825610B (en) * | 2013-11-27 | 2017-01-18 | 无锡芯响电子科技有限公司 | Dividing two frequency divider circuit based on current mirror switch logic |
| CN113381752B (en) * | 2021-06-24 | 2023-02-28 | 成都纳能微电子有限公司 | Half-frequency dividing circuit and method |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN1767391A (en) * | 2005-11-25 | 2006-05-03 | 清华大学 | Frequency divider for 8 phase output in phase switching type pre-divider |
| US20070069810A1 (en) * | 2005-09-23 | 2007-03-29 | Korea Advanced Institute Of Science And Technology. | SET/RESET latch circuit, Schmitt trigger circuit, and MOBILE based D-type flip flop circuit and frequency divider circuit thereof |
| CN101854173A (en) * | 2010-06-11 | 2010-10-06 | 西安电子科技大学 | InGaP/GaAs HBT (Heterojunction Bipolar Transistor) super-high-speed frequency-halving circuit based on ECL (Emitter-Coupled Logic) |
-
2011
- 2011-06-10 CN CN 201110154956 patent/CN102291132B/en not_active Expired - Fee Related
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US20070069810A1 (en) * | 2005-09-23 | 2007-03-29 | Korea Advanced Institute Of Science And Technology. | SET/RESET latch circuit, Schmitt trigger circuit, and MOBILE based D-type flip flop circuit and frequency divider circuit thereof |
| CN1767391A (en) * | 2005-11-25 | 2006-05-03 | 清华大学 | Frequency divider for 8 phase output in phase switching type pre-divider |
| CN101854173A (en) * | 2010-06-11 | 2010-10-06 | 西安电子科技大学 | InGaP/GaAs HBT (Heterojunction Bipolar Transistor) super-high-speed frequency-halving circuit based on ECL (Emitter-Coupled Logic) |
Also Published As
| Publication number | Publication date |
|---|---|
| CN102291132A (en) | 2011-12-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP5399480B2 (en) | High speed low power latch | |
| CN101295982B (en) | Frequency synthesizer | |
| US8487670B2 (en) | Divide-by-two injection-locked ring oscillator circuit | |
| CN100454755C (en) | Annular voltage controlled oscillator | |
| CN102291132B (en) | Current-mode-logic-based high speed high-oscillation amplitude divide-by-two frequency divider circuit | |
| US9166571B2 (en) | Low power high speed quadrature generator | |
| US8212592B2 (en) | Dynamic limiters for frequency dividers | |
| CN101924553B (en) | Complementary metal oxide semiconductor (CMOS) ultra-wide-band divide-by-2 frequency divider structure | |
| Lu et al. | A low-power quadrature VCO and its application to a 0.6-V 2.4-GHz PLL | |
| US20140361814A1 (en) | High Speed Latch | |
| CN106487382A (en) | A kind of injection locking frequency divider of multimode frequency dividing | |
| Moghavvemi et al. | Recent advances in delay cell VCOs [application notes] | |
| CN101814916B (en) | Phase-locked loop | |
| CN102064824B (en) | High-speed high-bandwidth VCO (Voltage Controlled Oscillator) delay unit with rail-to-rail voltage regulating range | |
| CN103117706B (en) | High-tuning-linearity wide-tuning-range voltage-controlled ring oscillator | |
| CN103414466B (en) | A kind of annular voltage controlled oscillator of high speed | |
| US6693476B1 (en) | Differential latch and applications thereof | |
| CN102710260B (en) | Divide-by-four injection locked frequency divider circuit with low power consumption and wide lock range | |
| CN111313892A (en) | Switchable dual-core injection locking frequency divider with wide locking range | |
| Neeraja et al. | Review of Ultra Low Power Receiver Front-end Designs | |
| CN103208990B (en) | The pre-frequency dividing circuit of a kind of novel high speed | |
| US8456202B2 (en) | Latch divider | |
| CN110504956A (en) | A kind of broadband pre-divider that power consumption is adaptive | |
| CN106452435B (en) | Signal enhancing pre-divider | |
| De Muer et al. | A 12 GHz/128 frequency divider in 0.25 µm CMOS |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20130123 Termination date: 20180610 |