CN101937886B - 薄型芯片封装结构及方法 - Google Patents

薄型芯片封装结构及方法 Download PDF

Info

Publication number
CN101937886B
CN101937886B CN2009101085612A CN200910108561A CN101937886B CN 101937886 B CN101937886 B CN 101937886B CN 2009101085612 A CN2009101085612 A CN 2009101085612A CN 200910108561 A CN200910108561 A CN 200910108561A CN 101937886 B CN101937886 B CN 101937886B
Authority
CN
China
Prior art keywords
chip
golden finger
power
circuit
metallic circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN2009101085612A
Other languages
English (en)
Other versions
CN101937886A (zh
Inventor
傅敬尧
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
- Core Of Electronic Science And Technology (zhongshan) Co Ltd
Original Assignee
AMBIT ELECTRONICS (ZHONGSHAN) Co Ltd
Hon Hai Precision Industry Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by AMBIT ELECTRONICS (ZHONGSHAN) Co Ltd, Hon Hai Precision Industry Co Ltd filed Critical AMBIT ELECTRONICS (ZHONGSHAN) Co Ltd
Priority to CN2009101085612A priority Critical patent/CN101937886B/zh
Priority to US12/577,251 priority patent/US20100327425A1/en
Publication of CN101937886A publication Critical patent/CN101937886A/zh
Application granted granted Critical
Publication of CN101937886B publication Critical patent/CN101937886B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/50—Assembly of semiconductor devices using processes or apparatus not provided for in a single one of the subgroups H01L21/06 - H01L21/326, e.g. sealing of a cap to a base of a container
    • H01L21/56—Encapsulations, e.g. encapsulation layers, coatings
    • H01L21/568—Temporary substrate used as encapsulation process aid
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/28—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107—Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02—Bonding areas; Manufacturing methods related thereto
    • H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554—External layer
    • H01L2224/0555—Shape
    • H01L2224/05552—Shape in top view
    • H01L2224/05554—Shape in top view being square
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48233—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a potential ring of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49171—Fan-out arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49175—Parallel arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49—Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491—Disposition
    • H01L2224/4912—Layout
    • H01L2224/49177—Combinations of different arrangements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42—Wire connectors; Manufacturing methods related thereto
    • H01L24/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/00014—Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/1015—Shape
    • H01L2924/1016—Shape being a cuboid
    • H01L2924/10161—Shape being a cuboid with a rectangular active surface
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181—Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Wire Bonding (AREA)

Abstract

一种薄型芯片封装结构，包括塑封胶体、金手指、金属线路、芯片及绝缘层。其中，塑封胶体用于封装金手指、金属线路及芯片，覆盖及固定上述元件。金手指封装于塑封胶体中，且其一面暴露于塑封胶体底部，其包括接地端、电源端及至少一个信号端。金属线路封装于塑封胶体中，其包括接地线路及电源线路，分别连接于金手指的接地端及电源端。芯片封装于塑封胶体中，通过金线与所述金手指及金属线路相连，其包括接地引脚、电源引脚及信号引脚。绝缘层，用于覆盖塑封胶体底部除金手指外的其他区域。本发明提出的薄型芯片封装结构及方法，通过电镀金属线路代替基板上的线路，并利用绝缘层代替基板，缩小了芯片封装的体积，降低了成本。

Description

薄型芯片封装结构及方法
技术领域
本发明涉及半导体封装技术，特别涉及一种薄型芯片封装结构及方法。
背景技术
随着便携式电子产品的功能日益丰富，其使用的芯片数量越来越大，而便携式电子产品小型化是主要发展趋势，因此需缩小芯片封装体积，以满足市场需求。
发明内容
有鉴于此，需提供一种薄型芯片封装结构，利用绝缘层代替基板，减少封装体积，并降低成本。
同时，还需提供一种薄型芯片封装方法。
本发明实施方式中的薄型芯片封装结构，包括塑封胶体、金手指、金属线路、芯片及绝缘层。其中，塑封胶体用于封装金手指、金属线路及芯片，覆盖及固定上述元件。金手指封装于塑封胶体中，且其一面暴露于塑封胶体底部，其包括接地端、电源端及至少一个信号端。金属线路封装于塑封胶体中，包括接地线路及电源线路，分别连接于金手指的接地端及电源端。芯片封装于塑封胶体中，通过金线与所述金手指及金属线路相连，所述芯片包括接地引脚、电源引脚及信号引脚。绝缘层，用于覆盖塑封胶体底部除金手指外的其他区域。
本发明实施方式中的薄型芯片封装方法，包括以下步骤：电镀：在载板上电镀金属线路，所述金属线路包括接地线路及电源线路；置晶：将金手指、芯片放置于所述载板上，其中，所述金手指包括接地端、电源端及至少一个信号端，所述芯片包括接地引脚、电源引脚及信号引脚；打线：通过金线将所述芯片与所述金手指及金属线路相连，其中，所述金手指的接地端及电源端分别连接于所述金属线路的接地线路及电源线路；封装：用塑封胶体将所述金手指、金属线路、芯片及金线进行封装以形成封装体；分离：将所述封装体与所述载板分离；及印刷：在所述封装体底部除所述金手指外的区域涂覆绝缘层。
本发明提出的薄型芯片封装结构及方法，通过电镀金属线路代替基板上的线路，并利用绝缘层代替基板，缩小了芯片封装的体积，降低了成本。
附图说明
图1A为本发明提出的薄型芯片封装结构的一种实施方式的示意图；
图1B为本发明提出的图1A中薄型芯片封装结构沿方向A的剖面图；
图2为本发明提出的薄型芯片封装方法的一种实施方式的流程图。
具体实施方式
图1A及图1B分别为本发明提出的薄型芯片封装结构的一种实施方式的平面图及剖面图。本实施方式中，薄型芯片封装结构包括塑封胶体10、金手指20、金属线路30、芯片40及绝缘层60。其中，塑封胶体10用于封装金手指20、金属线路30及芯片40，覆盖及固定上述元件。本实施方式中，塑封胶体10的材质为环氧树脂。金手指20封装于塑封胶体10中，且其一面暴露于塑封胶体10底部。金手指20包括接地端21、电源端22及至少一个信号端23。金属线路30封装于塑封胶体10中，其可由铜、钢及其他导电金属构成。在本实施方式中，金属线路30包括接地线路31及电源线路32，分别连接于金手指20中的接地端21和电源端22。在其他实施方式中，金属线路30还包括至少一条信号线路，与金手指20中的信号端23相连。芯片40封装于塑封胶体10中，其接地引脚41及电源引脚42分别通过金线50与金属线路30接地线路31及电源线路32相连，芯片40的信号引脚43通过金线50与金手指20的信号端23相连。在其他实施方式中，芯片40的信号引脚43也可以通过金线50与金属线路30的信号线路相连，再连接至金手指的信号端23。绝缘层10用于覆盖塑封胶体10底部除金手指20外的区域，其可以由绝缘材料构成，如油墨。
图2为本发明提出的薄型芯片封装方法的一种实施方式的流程图。
步骤210，电镀：在载板上电镀金属线路30。在本实施方式中，金属线路30包括接地线路31及电源线路32。在其他实施方式中，金属线路30还包括至少一条信号线路。其中，金属线路30可以由铜、钢或其他导电金属构成。
步骤220，置晶：将金手指20、芯片40放置于载板上。
步骤230，打线：通过金线50将金手指20、金属线路30、芯片40电性连接。在本实施方式中，金属线路30的接地线路31及电源线路32分别连接于金手指20中的接地端21和电源端22。芯片40的接地引脚41及电源引脚42分别连接于金属线路30的接地线路31及电源线路32，信号引脚43连接于金手指20的信号端23。在其他实施方式中，芯片40的信号引脚43也可以通过金线50与金属30的信号线路相连，再连接至金手指20的信号端。
步骤240，封装：用塑封胶体10将金手指20、金属线路30、芯片40及金线50进行封装以形成封装体。本实施方式，塑封胶体10的材质为环氧树脂。
步骤250，分离：将封装体与载板分离。
步骤260，印刷：在封装体底部除金手指20外的区域涂覆绝缘层60，避免金属线路30及芯片40外露。绝缘层60由绝缘材料构成，如油墨。
本发明提出的薄型芯片封装结构及方法，通过电镀金属线路代替基板上的线路，并利用绝缘层代替基板，缩小了芯片封装的体积，降低了成本。

Claims (10)

1.一种薄型芯片封装结构，其特征在于，包括：
塑封胶体；
金手指，封装于所述塑封胶体中，且其一面暴露于所述塑封胶体底部，其中，所述金手指包括接地端、电源端及至少一个信号端；
金属线路，封装于所述塑封胶体中，其包括接地线路及电源线路，分别连接于所述金手指的接地端及电源端；
芯片，封装于所述塑封胶体中，通过金线与所述金手指及金属线路相连，所述芯片包括接地引脚、电源引脚及信号引脚；及
绝缘层，用于覆盖所述塑封胶体底部除金手指外的其他区域。
2.如权利要求1所述的薄型芯片封装结构，其特征在于，所述绝缘层由油墨构成。
3.如权利要求1所述的薄型芯片封装结构，其特征在于，所述芯片的接地引脚及电源引脚分别与所述金属线路的接地线路及电源线路相连，所述信号引脚与所述金手指的信号端相连。
4.如权利要求1所述的薄型芯片封装结构，其特征在于，所述金属线路还包括至少一条信号线路，与所述金手指的信号端相连。
5.如权利要求4所述的薄型芯片封装结构，其特征在于，所述芯片的接地引脚及电源引脚分别与所述金属线路的接地线路及电源线路相连，所述信号引脚与所述金属线路的信号线路相连。
6.一种薄型芯片封装方法，其特征在于，包括以下步骤：
电镀：在载板上电镀金属线路，所述金属线路包括接地线路及电源线路；
置晶：将金手指、芯片放置于所述载板上，其中，所述金手指包括接地端、电源端及至少一个信号端，所述芯片包括接地引脚、电源引脚及信号引脚；
打线：通过金线将所述芯片与所述金手指及金属线路相连，其中，所述金手指的接地端及电源端分别连接于所述金属线路的接地线路及电源线路；
封装：用塑封胶体将所述金手指、金属线路、芯片及金线进行封装以形成封装体；
分离：将所述封装体与所述载板分离；及
印刷：在所述封装体底部除所述金手指外的区域涂覆绝缘层。
7.如权利要求6所述的薄型芯片封装方法，其特征在于，所述绝缘层由油墨构成。
8.如权利要求6所述的薄型芯片封装方法，其特征在于，所述芯片的接地引脚及电源引脚分别与所述金属线路的接地线路及电源线路相连，所述信号引脚与所述金手指的信号端相连。
9.如权利要求6所述的薄型芯片封装方法，其特征在于，所述金属线路还包括至少一条信号线路，与所述金手指的信号端相连。
10.如权利要求9所述的薄型芯片封装方法，其特征在于，所述芯片的接地引脚及电源引脚分别与所述金属线路的接地线路及电源线路相连，所述信号引脚与所述金属线路的信号线路相连。
CN2009101085612A 2009-06-30 2009-06-30 薄型芯片封装结构及方法 Active CN101937886B (zh)

Priority Applications (2)

Application Number Priority Date Filing Date Title
CN2009101085612A CN101937886B (zh) 2009-06-30 2009-06-30 薄型芯片封装结构及方法
US12/577,251 US20100327425A1 (en) 2009-06-30 2009-10-12 Flat chip package and fabrication method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CN2009101085612A CN101937886B (zh) 2009-06-30 2009-06-30 薄型芯片封装结构及方法

Publications (2)

Publication Number Publication Date
CN101937886A CN101937886A (zh) 2011-01-05
CN101937886B true CN101937886B (zh) 2012-06-27

Family

ID=43379779

Family Applications (1)

Application Number Title Priority Date Filing Date
CN2009101085612A Active CN101937886B (zh) 2009-06-30 2009-06-30 薄型芯片封装结构及方法

Country Status (2)

Country Link
US (1) US20100327425A1 (zh)
CN (1) CN101937886B (zh)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI600351B (zh) * 2016-03-18 2017-09-21 慧榮科技股份有限公司 印刷電路板以及元件製造方法
CN108492919B (zh) * 2018-03-01 2020-05-26 海信视像科技股份有限公司 电视机、柔性扁平线缆及其制作方法
WO2023272450A1 (zh) * 2021-06-28 2023-01-05 欧菲光集团股份有限公司 芯片封装结构、摄像头模组及电子设备
CN113471164B (zh) * 2021-06-28 2023-09-08 江西晶浩光学有限公司 芯片封装结构、摄像头模组及电子设备

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6477046B1 (en) * 1997-05-09 2002-11-05 Texas Instruments Incorporated Ball grid array package and method using enhanced power and ground distribution circuitry
US7122406B1 (en) * 2004-01-02 2006-10-17 Gem Services, Inc. Semiconductor device package diepad having features formed by electroplating
CN101192275A (zh) * 2006-11-28 2008-06-04 卓恩民 记忆卡封装结构及其制作方法

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6084777A (en) * 1997-04-23 2000-07-04 Texas Instruments Incorporated Ball grid array package
US5895967A (en) * 1997-07-07 1999-04-20 Texas Instruments Incorporated Ball grid array package having a deformable metal layer and method
US7129572B2 (en) * 2004-08-18 2006-10-31 Chung-Cheng Wang Submember mounted on a chip of electrical device for electrical connection
TW200814249A (en) * 2006-09-12 2008-03-16 Chipmos Technologies Inc Stacked chip package structure with lead-frame having bus bar
US20080079150A1 (en) * 2006-09-28 2008-04-03 Juergen Simon Die arrangement and method for producing a die arrangement
CN100555592C (zh) * 2007-02-08 2009-10-28 百慕达南茂科技股份有限公司 芯片封装结构及其制作方法
TWI406370B (zh) * 2009-04-06 2013-08-21 Phison Electronics Corp 微型快閃記憶體儲存裝置
US8810015B2 (en) * 2009-06-14 2014-08-19 STAT ChipPAC Ltd. Integrated circuit packaging system with high lead count and method of manufacture thereof

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6477046B1 (en) * 1997-05-09 2002-11-05 Texas Instruments Incorporated Ball grid array package and method using enhanced power and ground distribution circuitry
US7122406B1 (en) * 2004-01-02 2006-10-17 Gem Services, Inc. Semiconductor device package diepad having features formed by electroplating
CN101192275A (zh) * 2006-11-28 2008-06-04 卓恩民 记忆卡封装结构及其制作方法

Also Published As

Publication number Publication date
US20100327425A1 (en) 2010-12-30
CN101937886A (zh) 2011-01-05

Similar Documents

Publication Publication Date Title
US8283767B1 (en) Dual laminate package structure with embedded elements
US7777351B1 (en) Thin stacked interposer package
CN100485921C (zh) 具有集成emi和rfi屏蔽的包覆成型半导体封装
US6861750B2 (en) Ball grid array package with multiple interposers
US9449941B2 (en) Connecting function chips to a package to form package-on-package
US20100073255A1 (en) Overmolded semiconductor package with an integrated antenna
US7663224B2 (en) Semiconductor BGA package having a segmented voltage plane
CN102456648B (zh) 封装基板的制法
CN106470527B (zh) 用于形成增强型指纹辨识模块的印刷电路板结构
CN103229293A (zh) 半导体芯片封装、半导体模块及其制造方法
US20170325333A1 (en) Circuit module such as a high-density lead frame array power module, and method of making same
TW201250942A (en) Integrated circuit packaging system with routed circuit lead array and method of manufacture thereof
CN101937886B (zh) 薄型芯片封装结构及方法
CN105280624A (zh) 电子装置模块及其制造方法
CN102315135A (zh) 芯片封装及其制作工艺
US20120168960A1 (en) Multi chip package
KR101956119B1 (ko) 스마트 ｉｃ용 인쇄회로기판 및 그 제조방법
CN102403236A (zh) 芯片外露的半导体器件及其生产方法
CN204927275U (zh) 一种低成本的硅基模块的封装结构
KR20010063236A (ko) 적층 패키지와 그 제조 방법
CN102412241B (zh) 半导体芯片封装件及其制造方法
CN110620100A (zh) 一种适用于高密度高功率的封装结构及制造方法
US20110101510A1 (en) Board on chip package substrate and manufacturing method thereof
CN219658704U (zh) 基板及封装结构
US20240038743A1 (en) Smaller module by stacking

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
ASS Succession or assignment of patent right

Free format text: FORMER OWNER: HON HAI PRECISION INDUSTRY CO., LTD.

Effective date: 20121130

C41 Transfer of patent application or patent right or utility model
TR01 Transfer of patent right

Effective date of registration: 20121130

Address after: 528437 export processing zone of Torch Development Zone, Guangdong, Zhongshan

Patentee after: Ambit Electronics (Zhongshan) Co., Ltd.

Address before: 528437 export processing zone of Torch Development Zone, Guangdong, Zhongshan

Patentee before: Ambit Electronics (Zhongshan) Co., Ltd.

Patentee before: Hon Hai Precision Industry Co., Ltd.

C56 Change in the name or address of the patentee

Owner name: XUNXIN ELECTRONIC TECHNOLOGY (ZHONGSHAN) CO., LTD.

Free format text: FORMER NAME: AMBIT MICROSYSTEMS (ZHONGSHAN) CORPORATION

CP03 Change of name, title or address

Address after: 528437 No. 9 Jianye East Road, Torch Development Zone, Guangdong, Zhongshan

Patentee after: - the core of Electronic Science and Technology (Zhongshan) Co., Ltd.

Address before: 528437 export processing zone of Torch Development Zone, Guangdong, Zhongshan

Patentee before: Ambit Electronics (Zhongshan) Co., Ltd.