CN101557215A - Voltage comparator - Google Patents
Voltage comparator Download PDFInfo
- Publication number
- CN101557215A CN101557215A CNA200810128137XA CN200810128137A CN101557215A CN 101557215 A CN101557215 A CN 101557215A CN A200810128137X A CNA200810128137X A CN A200810128137XA CN 200810128137 A CN200810128137 A CN 200810128137A CN 101557215 A CN101557215 A CN 101557215A
- Authority
- CN
- China
- Prior art keywords
- voltage
- transistor
- pmos
- resistance
- circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 150000001875 compounds Chemical class 0.000 claims abstract description 24
- 230000000052 comparative effect Effects 0.000 claims description 22
- 238000007493 shaping process Methods 0.000 claims description 21
- 230000003321 amplification Effects 0.000 claims description 4
- 238000003199 nucleic acid amplification method Methods 0.000 claims description 4
- 238000005070 sampling Methods 0.000 abstract description 3
- 230000003068 static effect Effects 0.000 abstract 1
- 238000010586 diagram Methods 0.000 description 6
- 238000004519 manufacturing process Methods 0.000 description 6
- 238000001514 detection method Methods 0.000 description 4
- 239000004065 semiconductor Substances 0.000 description 4
- 229910044991 metal oxide Inorganic materials 0.000 description 3
- 150000004706 metal oxides Chemical class 0.000 description 3
- 235000012431 wafers Nutrition 0.000 description 3
- 230000000694 effects Effects 0.000 description 2
- 238000005516 engineering process Methods 0.000 description 2
- 230000005669 field effect Effects 0.000 description 2
- 230000006872 improvement Effects 0.000 description 2
- 239000000203 mixture Substances 0.000 description 2
- XUIMIQQOPSSXEZ-UHFFFAOYSA-N Silicon Chemical compound [Si] XUIMIQQOPSSXEZ-UHFFFAOYSA-N 0.000 description 1
- 230000008859 change Effects 0.000 description 1
- 239000002131 composite material Substances 0.000 description 1
- 230000003750 conditioning effect Effects 0.000 description 1
- 230000004069 differentiation Effects 0.000 description 1
- 238000007599 discharging Methods 0.000 description 1
- 230000004048 modification Effects 0.000 description 1
- 238000012986 modification Methods 0.000 description 1
- 230000001012 protector Effects 0.000 description 1
- 229910052710 silicon Inorganic materials 0.000 description 1
- 239000010703 silicon Substances 0.000 description 1
Images
Abstract
The invention discloses a voltage comparator comprising a compound circuit. The compound circuit comprises a first PMOS tube, a second PMOS tube, a first NPN tube, a second NPN tube, a first resistor and a second resistor. Source electrodes of the first PMOS tube and the second PMOS tube are connected with power supply, a grid electrode and a drain electrode of the first PMOS tube are in a short circuit, and the grid electrode of the second PMOS tube is connected with the grid electrode of the first PMOS tube so as to form a current mirror; the drain electrode of the first PMOS tube is connected with a collector of the first NPN tube, the drain electrode of the second PMOS tube is connected with a collector of the second NPN tube, base electrodes of the first NPN tube and the second NPN tube are connected with sampling voltage, an emitter electrode of the second NPN tube is connected with a positive electrode of a third resistor, the emitter electrode of the first NPN tube is connected with a negative electrode of the third resistor, the positive electrode of a fourth resistor is connected with the negative electrode of the third resistor, and the negative electrode of the fourth resistor is grounded. A reference voltage source and the comparator are combined into one, thus reducing number of devices in the circuit, static power consumption and dynamic power consumption, and effective area of an integrated circuit chip.
Description
Technical field
The present invention relates generally to field of analog integrated circuit, relates in particular to the voltage comparator of the self-built a reference source in a kind of inside.
Background technology
(Integrated circuit IC) develops into millions of devices from the minority interconnect devices that is manufactured on the silicon single-chip to integrated circuit.Present integrated circuit provides considerably beyond the performance of the initial imagination and complexity.For the improvement of implementation complexity and current densities (that is, can be closed to the device count on the given chip area), minimum device feature size diminishes for differentiation along with each of integrated circuit.
Increase current densities and not only improved the complexity and the performance of integrated circuit, also provide more low cost components the consumer.Integrated device electronics is worth several hundred million even multi-million dollar, and each facility has certain number of wafers, and each wafer has the integrated circuit of some thereon.Therefore, littler by the individual devices that makes integrated circuit, can on each wafer, make more device.Make the littler very challenging property of device, because given technology, device layout and/or system design are only effective to certain characteristic size usually.
The example of this restriction is a voltage comparator, and voltage comparator can be integrated in the different integrated circuits.Voltage comparator is an integrated transporting discharging nonlinear application circuit, it often is applied in the various electronic equipments, and voltage comparator is widely used in composite signal integrated circuits, particularly power integrated circuit, be one of most important analog integrated circuit module, have important function.In power integrated circuit; voltage comparator is commonly used in the circuit modules such as electrification reset, overvoltage detection, under-voltage detection, under-voltage locking, overvoltage protection, overcurrent protection, overheat protector, and these circuit modules shield to power integrated circuit, late-class circuit system.
In existing circuit engineering, great majority are used in the voltage comparator in the circuit such as electrification reset, overvoltage detection, under-voltage detection, all adopting independently, Bandgap Reference Voltage Generation Circuit produces reference voltage, passing through independently again, comparator compares sampled voltage and reference voltage, therefore existing voltage comparator has bigger quiescent dissipation and dynamic power consumption, have more device count, also therefore increased the effective area of chip, can't further reduce cost.
Summary of the invention
In view of this, the object of the present invention is to provide a kind of voltage comparator of built-in a reference source, reduce the device count in the circuit, reduce quiescent dissipation and dynamic power consumption, dwindle the effective area of chip.
The invention provides a kind of voltage comparator, comprise compound circuit, built-in reference voltage source of described compound circuit and comparator, described compound circuit is used to receive sampled voltage, exports comparative voltage in the back with the internal reference voltage ratio.
Preferably, described compound circuit comprises a PMOS transistor, the 2nd PMOS transistor, first NPN transistor, second NPN transistor and first resistance and second resistance;
Transistorized source electrode of a described PMOS and the transistorized source electrode of described the 2nd PMOS connect power supply, a transistorized grid of a described PMOS and a described PMOS transistor drain short circuit, the transistorized grid of described the 2nd PMOS is connected with the transistorized grid of a described PMOS, constitutes current mirror;
A described PMOS transistor drain connects the collector electrode of described first NPN transistor, and described the 2nd PMOS transistor drain connects the collector electrode of described second NPN transistor;
The base stage of the base stage of described first NPN transistor and described second NPN transistor receives sampled voltage as input, the emitter of described second NPN transistor connects the positive pole of described first resistance, the emitter of described first NPN transistor connects the negative pole of described first resistance, the positive pole of described second resistance connects the negative pole of described first resistance, the minus earth of described second resistance;
The collector electrode of described the 2nd PMOS transistor drain and described second NPN transistor is exported comparative voltage as output.
Preferably, the emitter area of described second NPN transistor is 4 times of emitter area of described first NPN transistor.
Preferably, also comprise:
The comparative result amplifying circuit is used for described comparative voltage is amplified, and voltage is amplified in output.
Preferably, described comparative result amplifying circuit comprises the 3rd PMOS transistor, the 4th nmos pass transistor, the 5th nmos pass transistor;
The transistorized grid of described the 3rd PMOS receives comparative voltage as input, and the transistorized source electrode of described the 3rd PMOS connects power supply, and the drain electrode of described the 3rd PMOS transistor drain and described the 5th nmos pass transistor is connected, and voltage is amplified in output as output;
Connect current offset behind the grid of described the 4th nmos pass transistor and the drain electrode short circuit, the source ground of described the 4th nmos pass transistor, the grid of described the 5th nmos pass transistor connects the grid of described the 4th nmos pass transistor, the source ground of described the 5th nmos pass transistor.
Preferably, also comprise:
Shaping circuit is used for described amplification voltage being carried out shaping, output Shaping voltage.
Preferably, described shaping circuit comprises the 7th PMOS transistor and the 8th nmos pass transistor;
The source ground of described the 8th nmos pass transistor, the grid of transistorized grid of described the 7th PMOS and described the 8th nmos pass transistor is connected, and receives as input and amplifies voltage;
The transistorized source electrode of described the 7th PMOS connects power supply, and the drain electrode of described the 7th PMOS transistor drain and described the 8th nmos pass transistor is connected, as output output Shaping voltage.
Preferably, the rise time of the output of described shaping circuit and fall time are less than predetermined threshold value, and the level of output is power supply and ground level.
Preferably, also comprise:
Sample circuit is used to receive external voltage, external voltage is sampled the linear sampled voltage that dwindles of output.
Preferably, described sample circuit comprises the 3rd resistance and the 4th resistance;
The positive pole of described the 3rd resistance connects external voltage, and the negative pole of described the 3rd resistance links to each other with the positive pole of described the 4th resistance, as output output sampled voltage, the minus earth of described the 4th resistance.
Compare with the voltage comparator of prior art, the present invention does not need independently, and comparator compares sampled voltage and reference voltage, but reference voltage source and comparator are united two into one, reduced the device count in the circuit, simplify design, reduced quiescent dissipation and dynamic power consumption, dwindled the effective area of integrated circuit (IC) chip, reduce manufacturing cost, can better satisfy the needs of IC industry production.
Description of drawings
Fig. 1 preferably implements a kind of circuit diagram of compound circuit of voltage comparator for the present invention;
Fig. 2 is the composition structured flowchart of a kind of voltage comparator of the preferred embodiment of the present invention;
Fig. 3 is the physical circuit schematic diagram of the described voltage comparator of Fig. 2;
Fig. 4 is the physical circuit schematic diagram of shaping circuit among Fig. 3.
Embodiment
For making the purpose, technical solutions and advantages of the present invention express clearlyer, the present invention is further described in more detail below in conjunction with drawings and the specific embodiments.
At first, technical term involved in the present invention is described:
PMOS:P-channel metal oxide semiconductor FET, the P-channel metal-oxide-semiconductor field-effect transistor;
NMOS:N-channel metal oxide semiconductor FET, n channel metal oxide semiconductor field effect transistor.
A kind of voltage comparator of the present invention comprises compound circuit, built-in reference voltage source of described compound circuit and comparator, and described compound circuit is used to receive sampled voltage, exports comparative voltage in the back with the internal reference voltage ratio.
With reference to Fig. 1, show the circuit diagram that the present invention preferably implements a kind of compound circuit of voltage comparator.Described compound circuit comprises: a PMOS transistor M1, the 2nd PMOS transistor M2, the first NPN transistor Q1, the second NPN transistor Q2 and first resistance R 1 and first resistance R 2.
Wherein, the source electrode of the source electrode of a described PMOS transistor M1 and described the 2nd PMOS transistor M2 connects power supply, the drain electrode short circuit of the grid of a described PMOS transistor M1 and a described PMOS transistor M1, the grid of described the 2nd PMOS transistor M2 is connected with the grid of a described PMOS transistor M1, constitutes current mirror.The drain electrode of a described PMOS transistor M1 connects the collector electrode of the described first NPN transistor Q1, and the drain electrode of described the 2nd PMOS transistor M2 connects the collector electrode of the described second NPN transistor Q2.The base stage of the base stage of the described first NPN transistor Q1 and the described second NPN transistor Q2 receives sampled voltage as input, the emitter of the described second NPN transistor Q2 connects the positive pole of described first resistance R 1, the emitter of the described first NPN transistor Q1 connects the negative pole of described first resistance R 1, the positive pole of described first resistance R 2 connects the negative pole of described first resistance R 1, the minus earth of described first resistance R 2.The drain electrode of described the 2nd PMOS transistor M2 is connected with the collector electrode of the described second NPN transistor Q2, as output output comparative voltage.
Described compound circuit serves as bandgap voltage reference on the one hand, its reference voltage is the base voltage of the described first NPN transistor Q1 and the second NPN transistor Q2, in embodiments of the present invention, the emitter area of the described second NPN transistor Q2 is 4 times of emitter area of the described first NPN transistor Q1.Draw by following expression:
Wherein
Described V
BgExpression reference voltage, V
BE1Emitter junction (base-emitter) voltage of representing the first NPN transistor Q1, V
TThe expression thermal voltage.
Utilize described reference voltage in the embodiment of the invention, compare, realize the effect of voltage comparator with sampled voltage after the sampling.When sampled voltage less than the V in the formula
BgThe time, the collector current that flow through the first NPN transistor Q1 this moment is greater than the collector current that flows through the second NPN transistor Q2, and this kind result will be that the source voltage of the 2nd PMOS transistor M2 raises.When sampled voltage greater than the V in the formula
BgThe time, the collector current that flow through the first NPN transistor Q1 this moment is less than the collector current that flows through the second NPN transistor Q2, and this kind result will be that the source voltage of the 2nd PMOS transistor M2 reduces.
A kind of form of the compound circuit of voltage comparator of the present invention has below just been described, those having ordinary skill in the art will appreciate that, described compound circuit can also comprise other various ways, as change the connected mode of resistance, increasing one or more resistance connects with described first resistance R 1 or second resistance R 2, in order to save length, be not described in detail the connected mode of various circuit at this.
The embodiment of the invention does not need independently, and comparator compares sampled voltage and reference voltage, but reference voltage source and comparator are united two into one, reduced the device count in the circuit, simplified design, quiescent dissipation and dynamic power consumption have been reduced, dwindle the effective area of integrated circuit (IC) chip, reduced manufacturing cost, can better satisfy the needs of IC industry production.
Referring to Fig. 2, show the composition structured flowchart of a kind of voltage comparator of the preferred embodiment of the present invention.Described voltage comparator comprises:
The compound circuit 20 that is connected with sample circuit 10, be used to receive sampled voltage, and described sampled voltage and internal reference voltage are compared, the output comparative voltage.
The comparative result amplifying circuit 30 that is connected with compound circuit 20, be used for described comparative voltage is amplified, voltage is amplified in output.
And the shaping circuit 40 that is connected with described comparative result amplifying circuit 30, be used for described amplification voltage being carried out shaping, output Shaping voltage.
Wherein, the sampled voltage of described sample circuit 10 outputs is equal to or less than external voltage.The rise time of the output of described shaping circuit 40 and fall time are less than predetermined threshold value, and the level of output is power supply and ground level.Described predetermined threshold value can limit according to actual needs, the present invention does not limit this, in embodiments of the present invention, the rise time (t_rise) and the fall time (t_fall) of preferably described shaping circuit output are respectively 5ns and 10ns, and this parameter can be set according to the requirement of subsequent conditioning circuit.
Please in conjunction with reference Fig. 2, Fig. 3 and Fig. 4, Fig. 3 shows the physical circuit schematic diagram of the described voltage comparator of Fig. 2, and Fig. 4 shows the physical circuit schematic diagram of shaping circuit among Fig. 3.
Wherein, the base stage of the base stage of the described first NPN transistor Q1 and the described second NPN transistor Q2 receives the sampled voltage of sample circuit 10 outputs output as input, the source electrode of the source electrode of a described PMOS transistor M1 and described the 2nd PMOS transistor M2 connects power supply, the drain electrode short circuit of the grid of a described PMOS transistor M1 and a described PMOS transistor M1, the grid of a described PMOS transistor M1 of the grid of described the 2nd PMOS transistor M2 connects, and constitutes current mirror.The drain electrode of a described PMOS transistor M1 connects the collector electrode of the described first NPN transistor Q1, and the drain electrode of described the 2nd PMOS transistor M2 connects the collector electrode of the described second NPN transistor Q2.The base stage of described first, second NPN transistor Q1, Q2 is connected, and connects sampled voltage.The emitter of the described second NPN transistor Q2 connects the positive pole of described first resistance R 1, the emitter of the described first NPN transistor Q1 connects the negative pole of described first resistance R 1, the positive pole of described first resistance R 2 connects the negative pole of described first resistance R 1, the minus earth of described first resistance R 2.The drain electrode of described the 2nd PMOS transistor M2 is connected with the collector electrode of the described second NPN transistor Q2, as output output comparative voltage.
Comparative result amplifying circuit 30 comprises the 3rd PMOS transistor M3, the 4th nmos pass transistor M4, the 5th nmos pass transistor M5.
Wherein, the grid of described the 3rd PMOS transistor M3 receives the comparative voltage of compound circuit 20 outputs output as input, the source electrode of described the 3rd PMOS transistor M3 connects power supply, the drain electrode of described the 3rd PMOS transistor M3 is connected with the drain electrode of described the 5th nmos pass transistor M5, voltage is amplified in output as output, the grid of described the 4th nmos pass transistor M4 and drain electrode short circuit, meet current offset Ibs, the source ground of described the 4th nmos pass transistor M4, the grid of described the 5th nmos pass transistor M5 connects the grid of described the 4th nmos pass transistor M4, the source ground of described the 5th nmos pass transistor M5.
Wherein, the grid of described the 7th PMOS transistor M7 is connected with the grid of described the 8th nmos pass transistor M8, receive the amplification voltage of comparative result amplifying circuit 30 outputs output as input, the source ground of described the 8th nmos pass transistor M8, the source electrode of described the 7th PMOS transistor M7 connects power supply, the drain electrode of described the 7th PMOS transistor M7 is connected with the drain electrode of described the 8th nmos pass transistor M8, as output output Shaping voltage.
Wherein, described compound circuit 20 serves as bandgap voltage reference on the one hand, its reference voltage is the base voltage of the described first NPN transistor Q1 and the second NPN transistor Q2, in embodiments of the present invention, the emitter area of the described second NPN transistor Q2 is 4 times of emitter area of the described first NPN transistor Q1.Draw by following expression:
Wherein, described V
BgExpression reference voltage, V
BE1Emitter junction (base-emitter) voltage of representing the first NPN transistor Q1, V
TThe expression thermal voltage.
Utilize described reference voltage in the embodiment of the invention, compare, realize the effect of voltage comparator with sampled voltage after the sampling.When sampled voltage less than the V in the formula
BgThe time, the collector current that flow through the first NPN transistor Q1 this moment is greater than the collector current that flows through the second NPN transistor Q2, and this kind result will be that the source voltage of the 2nd PMOS transistor M2 raises.When sampled voltage greater than the V in the formula
BgThe time, the collector current that flow through the first NPN transistor Q1 this moment is less than the collector current that flows through the second NPN transistor Q2, and this kind result will be that the source voltage of the 2nd PMOS transistor M2 reduces.
The embodiment of the invention does not need independently, and comparator compares sampled voltage and reference voltage, but reference voltage source and comparator are united two into one, reduced the device count in the circuit, simplified design, quiescent dissipation and dynamic power consumption have been reduced, dwindle the effective area of integrated circuit (IC) chip, reduced manufacturing cost, can better satisfy the needs of IC industry production.
The above only is preferred embodiment of the present invention, and is in order to restriction the present invention, within the spirit and principles in the present invention not all, any modification of being done, is equal to replacement, improvement etc., all should be included within protection scope of the present invention.
Claims (10)
1. a voltage comparator is characterized in that, comprises compound circuit, built-in reference voltage source of described compound circuit and comparator, and described compound circuit is used to receive sampled voltage, exports comparative voltage in the back with the internal reference voltage ratio.
2. voltage comparator according to claim 1 is characterized in that, described compound circuit comprises a PMOS transistor, the 2nd PMOS transistor, first NPN transistor, second NPN transistor and first resistance and second resistance;
Transistorized source electrode of a described PMOS and the transistorized source electrode of described the 2nd PMOS connect power supply, a transistorized grid of a described PMOS and a described PMOS transistor drain short circuit, the transistorized grid of described the 2nd PMOS is connected with the transistorized grid of a described PMOS, constitutes current mirror;
A described PMOS transistor drain connects the collector electrode of described first NPN transistor, and described the 2nd PMOS transistor drain connects the collector electrode of described second NPN transistor;
The base stage of the base stage of described first NPN transistor and described second NPN transistor receives sampled voltage as input, the emitter of described second NPN transistor connects the positive pole of described first resistance, the emitter of described first NPN transistor connects the negative pole of described first resistance, the positive pole of described second resistance connects the negative pole of described first resistance, the minus earth of described second resistance;
The collector electrode of described the 2nd PMOS transistor drain and described second NPN transistor is exported comparative voltage as output.
3. voltage comparator according to claim 2 is characterized in that:
The emitter area of described second NPN transistor is 4 times of emitter area of described first NPN transistor.
4. voltage comparator according to claim 2 is characterized in that, also comprises:
The comparative result amplifying circuit is used for described comparative voltage is amplified, and voltage is amplified in output.
5. voltage comparator according to claim 4 is characterized in that, described comparative result amplifying circuit comprises the 3rd PMOS transistor, the 4th nmos pass transistor, the 5th nmos pass transistor;
The transistorized grid of described the 3rd PMOS receives comparative voltage as input, and the transistorized source electrode of described the 3rd PMOS connects power supply, and the drain electrode of described the 3rd PMOS transistor drain and described the 5th nmos pass transistor is connected, and voltage is amplified in output as output;
The grid of described the 4th nmos pass transistor and drain electrode short circuit, drain electrode connects current offset, the source ground of described the 4th nmos pass transistor, the grid of described the 5th nmos pass transistor connects the grid of described the 4th nmos pass transistor, the source ground of described the 5th nmos pass transistor.
6. voltage comparator according to claim 5 is characterized in that, also comprises:
Shaping circuit is used for described amplification voltage being carried out shaping, output Shaping voltage.
7. voltage comparator according to claim 6 is characterized in that, described shaping circuit comprises the 7th PMOS transistor and the 8th nmos pass transistor;
The source ground of described the 8th nmos pass transistor, the grid of transistorized grid of described the 7th PMOS and described the 8th nmos pass transistor is connected, and receives as input and amplifies voltage;
The transistorized source electrode of described the 7th PMOS connects power supply, and the drain electrode of described the 7th PMOS transistor drain and described the 8th nmos pass transistor is connected, as output output Shaping voltage.
8. voltage comparator according to claim 7 is characterized in that:
The rise time of the output of described shaping circuit and fall time are less than predetermined threshold value, and the level of output is power supply and ground level.
9. voltage comparator according to claim 8 is characterized in that, also comprises:
Sample circuit is used to receive external voltage, external voltage is sampled the linear sampled voltage that dwindles of output.
10. voltage comparator according to claim 9 is characterized in that, described sample circuit comprises the 3rd resistance and the 4th resistance;
The positive pole of described the 3rd resistance connects external voltage, and the negative pole of described the 3rd resistance links to each other with the positive pole of described the 4th resistance, as output output sampled voltage, the minus earth of described the 4th resistance.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN200810128137XA CN101557215B (en) | 2008-07-07 | 2008-07-07 | Voltage comparator |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| CN200810128137XA CN101557215B (en) | 2008-07-07 | 2008-07-07 | Voltage comparator |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101557215A true CN101557215A (en) | 2009-10-14 |
| CN101557215B CN101557215B (en) | 2012-06-13 |
Family
ID=41175185
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN200810128137XA Expired - Fee Related CN101557215B (en) | 2008-07-07 | 2008-07-07 | Voltage comparator |
Country Status (1)
| Country | Link |
|---|---|
| CN (1) | CN101557215B (en) |
Cited By (11)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2012083781A1 (en) * | 2010-12-22 | 2012-06-28 | Csmc Technologies Fab1 Co., Ltd | Voltage comparator |
| CN103036209A (en) * | 2012-12-04 | 2013-04-10 | 嘉兴禾润电子科技有限公司 | Novel under-voltage protective circuit in motor driver chip |
| CN105021862A (en) * | 2014-12-09 | 2015-11-04 | 北京中电华大电子设计有限责任公司 | Ultra-low power consumption voltage detection circuit |
| CN106292813A (en) * | 2015-05-14 | 2017-01-04 | 快捷半导体(苏州)有限公司 | Hysteresis comparator, integrated circuit and voltage comparative approach |
| CN108120871A (en) * | 2017-12-04 | 2018-06-05 | 合肥中感微电子有限公司 | A kind of low maladjustment voltage comparator |
| CN108152566A (en) * | 2017-12-04 | 2018-06-12 | 南京中感微电子有限公司 | Voltage detection comparator |
| CN108233900A (en) * | 2017-12-25 | 2018-06-29 | 无锡中感微电子股份有限公司 | Improved voltage comparator |
| CN108649939A (en) * | 2018-04-16 | 2018-10-12 | 芯原微电子(上海)有限公司 | Power sense circuit and method |
| CN109474263A (en) * | 2018-12-17 | 2019-03-15 | 上海贝岭股份有限公司 | A kind of electrification reset circuit |
| CN112649657A (en) * | 2020-11-25 | 2021-04-13 | 西南大学 | Undervoltage indicating system |
| CN113364436A (en) * | 2021-06-24 | 2021-09-07 | 中颖电子股份有限公司 | Voltage comparison circuit |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4622512A (en) * | 1985-02-11 | 1986-11-11 | Analog Devices, Inc. | Band-gap reference circuit for use with CMOS IC chips |
| DE69417622T2 (en) * | 1993-04-30 | 1999-09-09 | St Microelectronics | Voltage comparator with a summation of direct currents based on the bandgap principle and supply voltage switch containing them |
| JP3070510B2 (en) * | 1997-03-21 | 2000-07-31 | 日本電気株式会社 | Input circuit and output circuit of semiconductor device and semiconductor device |
| US6198312B1 (en) * | 1999-11-19 | 2001-03-06 | Impala Linear Corporation | Low level input voltage comparator |
| US6268764B1 (en) * | 2000-02-18 | 2001-07-31 | Microchip Technology Incorporated | Bandgap voltage comparator used as a low voltage detection circuit |
-
2008
- 2008-07-07 CN CN200810128137XA patent/CN101557215B/en not_active Expired - Fee Related
Cited By (17)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| WO2012083781A1 (en) * | 2010-12-22 | 2012-06-28 | Csmc Technologies Fab1 Co., Ltd | Voltage comparator |
| CN103036209A (en) * | 2012-12-04 | 2013-04-10 | 嘉兴禾润电子科技有限公司 | Novel under-voltage protective circuit in motor driver chip |
| CN103036209B (en) * | 2012-12-04 | 2016-03-30 | 嘉兴禾润电子科技有限公司 | Under-voltage protecting circuit in a kind of novel motor drive ic |
| CN105021862A (en) * | 2014-12-09 | 2015-11-04 | 北京中电华大电子设计有限责任公司 | Ultra-low power consumption voltage detection circuit |
| CN106292813B (en) * | 2015-05-14 | 2018-11-16 | 快捷半导体(苏州)有限公司 | Hysteresis comparator, integrated circuit and voltage comparative approach |
| CN106292813A (en) * | 2015-05-14 | 2017-01-04 | 快捷半导体(苏州)有限公司 | Hysteresis comparator, integrated circuit and voltage comparative approach |
| CN108152566B (en) * | 2017-12-04 | 2020-04-07 | 南京中感微电子有限公司 | Voltage detection comparator |
| CN108152566A (en) * | 2017-12-04 | 2018-06-12 | 南京中感微电子有限公司 | Voltage detection comparator |
| CN108120871A (en) * | 2017-12-04 | 2018-06-05 | 合肥中感微电子有限公司 | A kind of low maladjustment voltage comparator |
| CN108233900A (en) * | 2017-12-25 | 2018-06-29 | 无锡中感微电子股份有限公司 | Improved voltage comparator |
| CN108233900B (en) * | 2017-12-25 | 2019-07-19 | 无锡中感微电子股份有限公司 | Improved voltage comparator |
| CN108649939A (en) * | 2018-04-16 | 2018-10-12 | 芯原微电子(上海)有限公司 | Power sense circuit and method |
| CN109474263A (en) * | 2018-12-17 | 2019-03-15 | 上海贝岭股份有限公司 | A kind of electrification reset circuit |
| CN112649657A (en) * | 2020-11-25 | 2021-04-13 | 西南大学 | Undervoltage indicating system |
| CN112649657B (en) * | 2020-11-25 | 2021-10-29 | 西南大学 | Undervoltage indicating system |
| CN113364436A (en) * | 2021-06-24 | 2021-09-07 | 中颖电子股份有限公司 | Voltage comparison circuit |
| CN113364436B (en) * | 2021-06-24 | 2023-11-07 | 中颖电子股份有限公司 | Voltage comparison circuit |
Also Published As
| Publication number | Publication date |
|---|---|
| CN101557215B (en) | 2012-06-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101557215B (en) | Voltage comparator | |
| CN104319275B (en) | Electrostatic discharge protection circuit | |
| JP2007266715A (en) | Cascode circuit and semiconductor device | |
| US7453318B2 (en) | Operational amplifier for outputting high voltage output signal | |
| CN101963819A (en) | Reference voltage circuit and electronic device | |
| US9350304B2 (en) | Quiescent current equalization method, output stage circuit, class AB amplifier and electronic device | |
| CN101464700A (en) | Current mirror circuit | |
| CN102122189A (en) | Temperature compensation current source having wide temperature scope and being compatible with CMOS (complementary metal-oxide-semiconductor transistor) technique | |
| CN107004638A (en) | Semiconductor integrated circuit | |
| CN102129264A (en) | Low-temperature-coefficient current source fully compatible with standard CMOS (Complementary Metal-Oxide-Semiconductor) process | |
| CN104881071A (en) | Low-power reference voltage source | |
| CN104216455A (en) | Low-power-consumption reference voltage source circuit for 4G (4th Generation) communications chip | |
| CN109947172B (en) | Mirror current source circuit with low voltage drop and high output resistance | |
| US20220182021A1 (en) | Thin film transistor-based bootstrap structure amplifier and chip | |
| CN215219541U (en) | Noise filter circuit and low dropout regulator | |
| CN110752834A (en) | Double-current-bias CMOS pseudo resistor | |
| CN106055007A (en) | Subthreshold CMOS reference voltage source circuit capable of suppressing offset and compensating temperature | |
| US10001413B2 (en) | Temperature sensing circuits | |
| Briaire et al. | Substrate injection and crosstalk in CMOS circuits | |
| CN217543219U (en) | Novel leakage current blanking circuit | |
| KR101792463B1 (en) | Method and apparatus for protecting gate-source junction of low-voltage mosfet in high-voltage circuit | |
| JP2005286683A (en) | Data output circuit | |
| CN113422503B (en) | Power supply clamping circuit and ESD protection circuit | |
| JP2012164084A (en) | Constant voltage circuit and its semiconductor device | |
| CN113050738B (en) | CMOS band-gap reference source circuit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| ASS | Succession or assignment of patent right |
Owner name: XI'AN POWER-RAIL MICROELECTRONIC TECHNOLOGY CO., L Free format text: FORMER OWNER: XI'AN CHIP-RAIL MICRO. CO., LTD. Effective date: 20130408 |
|
| C41 | Transfer of patent application or patent right or utility model | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20130408 Address after: 710075 A305 room, Xi'an photoelectric Park, No. two, 77 science and technology road, Shaanxi, Xi'an Patentee after: XI'AN ZHANXIN MICROELECTRONICS TECHNOLOGY CO.,LTD. Address before: 710075 A308 room, Xi'an photoelectric Park, No. two, 77 science and technology road, Shaanxi, Xi'an Patentee before: Xi'an Power-Rail Micro Co.,Ltd. |
|
| CP03 | Change of name, title or address |
Address after: 710075 room A305 of Xi'an hi tech Zone No. 77, No. 77 optoelectronics incubator building, Xi'an high tech Zone, Shaanxi Patentee after: XI'AN ZHANXIN MICROELECTRONIC TECHNOLOGY CO.,LTD. Address before: 710075 A305 room, Xi'an photoelectric Park, No. two, 77 science and technology road, Shaanxi, Xi'an Patentee before: XI'AN ZHANXIN MICROELECTRONICS TECHNOLOGY CO.,LTD. |
|
| CP03 | Change of name, title or address | ||
| TR01 | Transfer of patent right |
Effective date of registration: 20180207 Address after: Shenzhen Nanshan District City, Guangdong streets High-tech Industrial Park in Guangdong province 518000 Shenzhen Software Park 3 building 201 Patentee after: Shenzhen zhic Microelectronic Technology Co.,Ltd. Address before: 710075 room A305 of Xi'an hi tech Zone No. 77, No. 77 optoelectronics incubator building, Xi'an high tech Zone, Shaanxi Patentee before: XI'AN ZHANXIN MICROELECTRONIC TECHNOLOGY CO.,LTD. |
|
| TR01 | Transfer of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20120613 |
|
| CF01 | Termination of patent right due to non-payment of annual fee |