CN101395699A - 将形成于衬底中的过孔平坦化的方法 - Google Patents

将形成于衬底中的过孔平坦化的方法 Download PDF

Info

Publication number
CN101395699A
CN101395699A CNA2007800074766A CN200780007476A CN101395699A CN 101395699 A CN101395699 A CN 101395699A CN A2007800074766 A CNA2007800074766 A CN A2007800074766A CN 200780007476 A CN200780007476 A CN 200780007476A CN 101395699 A CN101395699 A CN 101395699A
Authority
CN
China
Prior art keywords
protective layer
substrate
conductive via
grinding
described substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
CNA2007800074766A
Other languages
English (en)
Chinese (zh)
Inventor
C·阿姆里尼
O·费
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NXP USA Inc
Original Assignee
Freescale Semiconductor Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Freescale Semiconductor Inc filed Critical Freescale Semiconductor Inc
Publication of CN101395699A publication Critical patent/CN101395699A/zh
Pending legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/40—Forming printed elements for providing electric connections to or between printed circuits
    • H05K3/4038—Through-connections; Vertical interconnect access [VIA] connections
    • H05K3/4053—Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques
    • H05K3/4069—Through-connections; Vertical interconnect access [VIA] connections by thick-film techniques for via connections in organic insulating substrates
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00—Interconnections or connectors in packages
    • H10W72/01—Manufacture or treatment
    • H10W72/0198—Manufacture or treatment batch processes
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K1/00—Printed circuits
    • H05K1/18—Printed circuits structurally associated with non-printed electric components
    • H05K1/182—Printed circuits structurally associated with non-printed electric components associated with components mounted in printed circuit boards [PCB], e.g. insert-mounted components [IMC]
    • H05K1/185—Printed circuits structurally associated with non-printed electric components associated with components mounted in printed circuit boards [PCB], e.g. insert-mounted components [IMC] associated with components encapsulated in the insulating substrate of the PCBs; associated with components incorporated in internal layers of multilayer circuit boards
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/02—Details related to mechanical or acoustic processing, e.g. drilling, punching, cutting, using ultrasound
    • H05K2203/025—Abrading, e.g. grinding or sand blasting
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/11—Treatments characterised by their effect, e.g. heating, cooling, roughening
    • H05K2203/1105—Heating or thermal processing not related to soldering, firing, curing or laminating, e.g. for shaping the substrate or during finish plating
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/13—Moulding and encapsulation; Deposition techniques; Protective layers
    • H05K2203/1377—Protective layers
    • H05K2203/1383—Temporary protective insulating layer
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/14—Related to the order of processing steps
    • H05K2203/1461—Applying or finishing the circuit pattern after another process, e.g. after filling of vias with conductive paste, after making printed resistors
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
    • H05K2203/14—Related to the order of processing steps
    • H05K2203/1476—Same or similar kind of process performed in phases, e.g. coarse patterning followed by fine patterning
    • H—ELECTRICITY
    • H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10W—GENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00—Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/60—Insulating or insulated package substrates; Interposers; Redistribution layers
    • H10W70/611—Insulating or insulated package substrates; Interposers; Redistribution layers for connecting multiple chips together
    • H10W70/614—Insulating or insulated package substrates; Interposers; Redistribution layers for connecting multiple chips together the multiple chips being integrally enclosed

Landscapes

  • Engineering & Computer Science (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)
  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)
CNA2007800074766A 2006-03-08 2007-01-29 将形成于衬底中的过孔平坦化的方法 Pending CN101395699A (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/371,658 US20070212865A1 (en) 2006-03-08 2006-03-08 Method for planarizing vias formed in a substrate
US11/371,658 2006-03-08

Publications (1)

Publication Number Publication Date
CN101395699A true CN101395699A (zh) 2009-03-25

Family

ID=38479482

Family Applications (1)

Application Number Title Priority Date Filing Date
CNA2007800074766A Pending CN101395699A (zh) 2006-03-08 2007-01-29 将形成于衬底中的过孔平坦化的方法

Country Status (5)

Country Link
US (1) US20070212865A1 (https=)
JP (1) JP2009529244A (https=)
CN (1) CN101395699A (https=)
TW (1) TW200802769A (https=)
WO (1) WO2007120959A2 (https=)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111755384A (zh) * 2020-06-18 2020-10-09 通富微电子股份有限公司 半导体器件以及制备方法

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8951839B2 (en) * 2010-03-15 2015-02-10 Stats Chippac, Ltd. Semiconductor device and method of forming conductive vias through interconnect structures and encapsulant of WLCSP
US8216918B2 (en) 2010-07-23 2012-07-10 Freescale Semiconductor, Inc. Method of forming a packaged semiconductor device
US20120282767A1 (en) * 2011-05-05 2012-11-08 Stmicroelectronics Pte Ltd. Method for producing a two-sided fan-out wafer level package with electrically conductive interconnects, and a corresponding semiconductor package
US8617935B2 (en) 2011-08-30 2013-12-31 Freescale Semiconductor, Inc. Back side alignment structure and manufacturing method for three-dimensional semiconductor device packages
US8916421B2 (en) 2011-08-31 2014-12-23 Freescale Semiconductor, Inc. Semiconductor device packaging having pre-encapsulation through via formation using lead frames with attached signal conduits
US9142502B2 (en) 2011-08-31 2015-09-22 Zhiwei Gong Semiconductor device packaging having pre-encapsulation through via formation using drop-in signal conduits
US8597983B2 (en) 2011-11-18 2013-12-03 Freescale Semiconductor, Inc. Semiconductor device packaging having substrate with pre-encapsulation through via formation
US8685790B2 (en) 2012-02-15 2014-04-01 Freescale Semiconductor, Inc. Semiconductor device package having backside contact and method for manufacturing
US9847315B2 (en) * 2013-08-30 2017-12-19 Taiwan Semiconductor Manufacturing Company, Ltd. Packages, packaging methods, and packaged semiconductor devices
HUE064412T2 (hu) 2016-06-21 2024-03-28 Orion Ophthalmology LLC Heterociklusos prolinamid-származékok
JP7164521B2 (ja) 2016-06-21 2022-11-01 オリオン・オフサルモロジー・エルエルシー 炭素環式プロリンアミド誘導体

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5110759A (en) * 1988-12-20 1992-05-05 Fujitsu Limited Conductive plug forming method using laser planarization
US5111759A (en) * 1989-12-19 1992-05-12 Juki Corporation Inconstant-thickness workpiece feeding apparatus
US5744285A (en) * 1996-07-18 1998-04-28 E. I. Du Pont De Nemours And Company Composition and process for filling vias
US6620731B1 (en) * 1997-12-18 2003-09-16 Micron Technology, Inc. Method for fabricating semiconductor components and interconnects with contacts on opposing sides
US6380078B1 (en) * 2000-05-11 2002-04-30 Conexant Systems, Inc. Method for fabrication of damascene interconnects and related structures
US6506332B2 (en) * 2000-05-31 2003-01-14 Honeywell International Inc. Filling method
AU2002345938A1 (en) * 2001-06-28 2003-03-03 Mountain View Pharmaceuticals, Inc. Polymer stabilized proteinases
TW200302685A (en) * 2002-01-23 2003-08-01 Matsushita Electric Industrial Co Ltd Circuit component built-in module and method of manufacturing the same
JP2004079736A (ja) * 2002-08-15 2004-03-11 Sony Corp チップ内蔵基板装置及びその製造方法
JP2004179588A (ja) * 2002-11-29 2004-06-24 Sanyo Electric Co Ltd 半導体装置の製造方法
US20050048766A1 (en) * 2003-08-31 2005-03-03 Wen-Chieh Wu Method for fabricating a conductive plug in integrated circuit
US7208404B2 (en) * 2003-10-16 2007-04-24 Taiwan Semiconductor Manufacturing Company Method to reduce Rs pattern dependence effect
TWI228389B (en) * 2003-12-26 2005-02-21 Ind Tech Res Inst Method for forming conductive plugs
JP4800585B2 (ja) * 2004-03-30 2011-10-26 ルネサスエレクトロニクス株式会社 貫通電極の製造方法、シリコンスペーサーの製造方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN111755384A (zh) * 2020-06-18 2020-10-09 通富微电子股份有限公司 半导体器件以及制备方法

Also Published As

Publication number Publication date
US20070212865A1 (en) 2007-09-13
WO2007120959A3 (en) 2007-12-13
TW200802769A (en) 2008-01-01
JP2009529244A (ja) 2009-08-13
WO2007120959A2 (en) 2007-10-25

Similar Documents

Publication Publication Date Title
CN101395699A (zh) 将形成于衬底中的过孔平坦化的方法
KR102620629B1 (ko) 반도체 장치의 제조 방법
KR101536045B1 (ko) 팬 아웃 웨이퍼 레벨 패키지 구조
US20170179041A1 (en) Semiconductor package with trenched molding-based electromagnetic interference shielding
US10461007B2 (en) Semiconductor package with electromagnetic interference shielding
US10796975B2 (en) Semiconductor package with supported stacked die
US20150070865A1 (en) Package-on-Package Structure with Through Molding Via
JP7434685B2 (ja) プリント回路基板及びその製造方法
JP2013537365A (ja) ポリマー充填剤溝を有する半導体チップデバイス
US20120282767A1 (en) Method for producing a two-sided fan-out wafer level package with electrically conductive interconnects, and a corresponding semiconductor package
TW201806090A (zh) 封裝結構
US11764118B2 (en) Structure and formation method of chip package with protective lid
US10056294B2 (en) Techniques for adhesive control between a substrate and a die
US10199366B2 (en) Methods of manufacturing semiconductor packages
CN104254193A (zh) 布线基板及其制造方法
CN107223284B (zh) 通过在部件承载件的具有均匀消蚀特性的表面部分中的接线结构接触嵌入式电子部件
CN108807319B (zh) 用于制造电子组件封装的方法
KR102888715B1 (ko) 유기 인터포저 구조 및 이의 제조 방법과 패키지 구조
KR102130757B1 (ko) 반도체 패키지 기판 제조방법 및 이를 이용하여 제조된 반도체 패키지 기판
KR102111730B1 (ko) 반도체 패키지 기판 제조방법 및 이를 이용하여 제조된 반도체 패키지 기판
KR20200142730A (ko) 인쇄회로기판
KR102165170B1 (ko) 반도체 패키지 기판 제조방법 및 이를 이용하여 제조된 반도체 패키지 기판
KR20130039080A (ko) 인쇄회로기판 및 그 제조 방법
KR101023950B1 (ko) 전도성 폴리머 범프를 갖는 칩 및 그 제조방법과, 칩을 구비한 전자부품 및 그 제조방법
KR20100107540A (ko) 다기능 인쇄회로기판의 접속 구조 형성 방법

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C02 Deemed withdrawal of patent application after publication (patent law 2001)
WD01 Invention patent application deemed withdrawn after publication

Open date: 20090325