CN101361049B - 用于高级高速缓存驱逐候选对象标识的巡查窥探 - Google Patents
用于高级高速缓存驱逐候选对象标识的巡查窥探 Download PDFInfo
- Publication number
- CN101361049B CN101361049B CN2007800017655A CN200780001765A CN101361049B CN 101361049 B CN101361049 B CN 101361049B CN 2007800017655 A CN2007800017655 A CN 2007800017655A CN 200780001765 A CN200780001765 A CN 200780001765A CN 101361049 B CN101361049 B CN 101361049B
- Authority
- CN
- China
- Prior art keywords
- cache
- level cache
- directory
- line
- cache line
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/12—Replacement control
- G06F12/121—Replacement control using replacement algorithms
- G06F12/128—Replacement control using replacement algorithms adapted to multidimensional cache systems, e.g. set-associative, multicache, multiset or multilevel
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
- G06F12/0893—Caches characterised by their organisation or structure
- G06F12/0897—Caches characterised by their organisation or structure with two or more cache hierarchy levels
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US11/335,765 US7577793B2 (en) | 2006-01-19 | 2006-01-19 | Patrol snooping for higher level cache eviction candidate identification |
| US11/335,765 | 2006-01-19 | ||
| PCT/EP2007/050503 WO2007082917A2 (en) | 2006-01-19 | 2007-01-18 | Patrol snooping for higher level cache eviction candidate identification |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101361049A CN101361049A (zh) | 2009-02-04 |
| CN101361049B true CN101361049B (zh) | 2011-12-28 |
Family
ID=37955186
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN2007800017655A Expired - Fee Related CN101361049B (zh) | 2006-01-19 | 2007-01-18 | 用于高级高速缓存驱逐候选对象标识的巡查窥探 |
Country Status (8)
| Country | Link |
|---|---|
| US (1) | US7577793B2 (https=) |
| EP (1) | EP1977322B1 (https=) |
| JP (1) | JP4563486B2 (https=) |
| CN (1) | CN101361049B (https=) |
| AT (1) | ATE467182T1 (https=) |
| DE (1) | DE602007006277D1 (https=) |
| TW (1) | TWI417723B (https=) |
| WO (1) | WO2007082917A2 (https=) |
Families Citing this family (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7624234B2 (en) * | 2006-08-31 | 2009-11-24 | Hewlett-Packard Development Company, L.P. | Directory caches, and methods for operation thereof |
| JP4920378B2 (ja) * | 2006-11-17 | 2012-04-18 | 株式会社東芝 | 情報処理装置およびデータ検索方法 |
| US7457920B1 (en) | 2008-01-26 | 2008-11-25 | International Business Machines Corporation | Method and system for cache eviction |
| US8271735B2 (en) * | 2009-01-13 | 2012-09-18 | Oracle America, Inc. | Cache-coherency protocol with held state |
| JP2011028736A (ja) * | 2009-07-02 | 2011-02-10 | Fujitsu Ltd | キャッシュメモリ装置、演算処理装置及びキャッシュメモリ装置の制御方法 |
| US8566531B2 (en) * | 2009-08-21 | 2013-10-22 | Google Inc. | System and method of selectively caching information based on the interarrival time of requests for the same information |
| AU2010201718B2 (en) * | 2010-04-29 | 2012-08-23 | Canon Kabushiki Kaisha | Method, system and apparatus for identifying a cache line |
| US8769209B2 (en) * | 2010-12-20 | 2014-07-01 | Intel Corporation | Method and apparatus for achieving non-inclusive cache performance with inclusive caches |
| US9804971B2 (en) * | 2012-01-17 | 2017-10-31 | International Business Machines Corporation | Cache management of track removal in a cache for storage |
| WO2016055828A1 (en) * | 2014-10-08 | 2016-04-14 | Via Alliance Semiconductor Co., Ltd. | Cache system with primary cache and overflow fifo cache |
| US10255190B2 (en) * | 2015-12-17 | 2019-04-09 | Advanced Micro Devices, Inc. | Hybrid cache |
| JP6708019B2 (ja) | 2016-06-29 | 2020-06-10 | 富士通株式会社 | 演算処理装置、情報処理装置および演算処理装置の制御方法 |
| CN109074320B (zh) * | 2017-03-08 | 2023-11-17 | 华为技术有限公司 | 一种缓存替换方法,装置和系统 |
| US20190012259A1 (en) * | 2017-07-06 | 2019-01-10 | Futurewei Technologies, Inc. | Lba eviction in pcm media |
| US10915461B2 (en) * | 2019-03-05 | 2021-02-09 | International Business Machines Corporation | Multilevel cache eviction management |
| US10997074B2 (en) | 2019-04-30 | 2021-05-04 | Hewlett Packard Enterprise Development Lp | Management of coherency directory cache entry ejection |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5829038A (en) * | 1996-06-20 | 1998-10-27 | Intel Corporation | Backward inquiry to lower level caches prior to the eviction of a modified line from a higher level cache in a microprocessor hierarchical cache structure |
| US6023747A (en) * | 1997-12-17 | 2000-02-08 | International Business Machines Corporation | Method and system for handling conflicts between cache operation requests in a data processing system |
| CN1641605A (zh) * | 2004-01-16 | 2005-07-20 | 国际商业机器公司 | 支持一致总线上改进突发传输的方法 |
Family Cites Families (16)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5373927A (en) * | 1976-11-10 | 1978-06-30 | Fujitsu Ltd | Replacing system of intermediate buffer memory |
| JPH01199251A (ja) * | 1988-02-04 | 1989-08-10 | Fujitsu Ltd | キャッシュメモリアクセス制御方式 |
| JPH02188847A (ja) * | 1989-01-18 | 1990-07-24 | Agency Of Ind Science & Technol | 階層キャッシュメモリにおけるデータ交換方式 |
| JPH05216765A (ja) * | 1992-02-06 | 1993-08-27 | Hitachi Ltd | 階層バッファ記憶装置 |
| US5530832A (en) * | 1993-10-14 | 1996-06-25 | International Business Machines Corporation | System and method for practicing essential inclusion in a multiprocessor and cache hierarchy |
| US5850534A (en) * | 1995-06-05 | 1998-12-15 | Advanced Micro Devices, Inc. | Method and apparatus for reducing cache snooping overhead in a multilevel cache system |
| JPH10105463A (ja) * | 1996-09-27 | 1998-04-24 | Mitsubishi Electric Corp | キャッシュシステム及びリプレース判定方法 |
| JPH11102320A (ja) * | 1997-09-29 | 1999-04-13 | Mitsubishi Electric Corp | キャッシュシステム |
| US6343344B1 (en) * | 1999-08-04 | 2002-01-29 | International Business Machines Corporation | System bus directory snooping mechanism for read/castout (RCO) address transaction |
| US6901450B1 (en) * | 2000-09-22 | 2005-05-31 | Hitachi, Ltd. | Multiprocessor machine and cache control method for providing higher priority to shared cache that is accessed by multiprocessors |
| US6725337B1 (en) * | 2001-05-16 | 2004-04-20 | Advanced Micro Devices, Inc. | Method and system for speculatively invalidating lines in a cache |
| US7024545B1 (en) * | 2001-07-24 | 2006-04-04 | Advanced Micro Devices, Inc. | Hybrid branch prediction device with two levels of branch prediction cache |
| TWI246658B (en) * | 2003-04-25 | 2006-01-01 | Ip First Llc | Microprocessor, apparatus and method for selectively associating store buffer cache line status with response buffer cache line status |
| US20070186045A1 (en) * | 2004-07-23 | 2007-08-09 | Shannon Christopher J | Cache eviction technique for inclusive cache systems |
| US20060212654A1 (en) * | 2005-03-18 | 2006-09-21 | Vinod Balakrishnan | Method and apparatus for intelligent instruction caching using application characteristics |
| US20070073974A1 (en) * | 2005-09-29 | 2007-03-29 | International Business Machines Corporation | Eviction algorithm for inclusive lower level cache based upon state of higher level cache |
-
2006
- 2006-01-19 US US11/335,765 patent/US7577793B2/en not_active Expired - Fee Related
-
2007
- 2007-01-03 TW TW096100134A patent/TWI417723B/zh not_active IP Right Cessation
- 2007-01-18 DE DE602007006277T patent/DE602007006277D1/de active Active
- 2007-01-18 WO PCT/EP2007/050503 patent/WO2007082917A2/en not_active Ceased
- 2007-01-18 JP JP2008550761A patent/JP4563486B2/ja not_active Expired - Fee Related
- 2007-01-18 CN CN2007800017655A patent/CN101361049B/zh not_active Expired - Fee Related
- 2007-01-18 EP EP07703995A patent/EP1977322B1/en active Active
- 2007-01-18 AT AT07703995T patent/ATE467182T1/de not_active IP Right Cessation
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5829038A (en) * | 1996-06-20 | 1998-10-27 | Intel Corporation | Backward inquiry to lower level caches prior to the eviction of a modified line from a higher level cache in a microprocessor hierarchical cache structure |
| US6023747A (en) * | 1997-12-17 | 2000-02-08 | International Business Machines Corporation | Method and system for handling conflicts between cache operation requests in a data processing system |
| CN1641605A (zh) * | 2004-01-16 | 2005-07-20 | 国际商业机器公司 | 支持一致总线上改进突发传输的方法 |
Also Published As
| Publication number | Publication date |
|---|---|
| WO2007082917A2 (en) | 2007-07-26 |
| US20070168617A1 (en) | 2007-07-19 |
| WO2007082917A3 (en) | 2007-10-04 |
| TW200805061A (en) | 2008-01-16 |
| CN101361049A (zh) | 2009-02-04 |
| DE602007006277D1 (de) | 2010-06-17 |
| JP2009524137A (ja) | 2009-06-25 |
| EP1977322B1 (en) | 2010-05-05 |
| JP4563486B2 (ja) | 2010-10-13 |
| EP1977322A2 (en) | 2008-10-08 |
| ATE467182T1 (de) | 2010-05-15 |
| TWI417723B (zh) | 2013-12-01 |
| US7577793B2 (en) | 2009-08-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN101361049B (zh) | 用于高级高速缓存驱逐候选对象标识的巡查窥探 | |
| JP3510240B2 (ja) | キャッシュメモリー付マルチ処理システム | |
| KR100318789B1 (ko) | 멀티프로세서 데이타 처리 시스템에서의 캐쉬를 관리하는시스템과 방법 | |
| US6282617B1 (en) | Multiple variable cache replacement policy | |
| JP3888508B2 (ja) | キャッシュ・データ管理方法 | |
| US6704822B1 (en) | Arbitration protocol for a shared data cache | |
| US7783837B2 (en) | System and storage medium for memory management | |
| CN101493796B (zh) | 存储器内、页面内目录高速缓存一致性配置 | |
| KR100978156B1 (ko) | 스누프 필터에서의 실효를 감소시키기 위한 라인 스와핑 스킴을 위한 방법, 장치, 시스템 및 컴퓨터 판독 가능 기록 매체 | |
| US20050055511A1 (en) | Systems and methods for data caching | |
| US20020169935A1 (en) | System of and method for memory arbitration using multiple queues | |
| KR20060006794A (ko) | 캐쉬 할당을 위한 장치, 시스템 및 방법과, 기계액세스가능 매체를 포함하는 물품 | |
| US6915396B2 (en) | Fast priority determination circuit with rotating priority | |
| US8621152B1 (en) | Transparent level 2 cache that uses independent tag and valid random access memory arrays for cache access | |
| JP4447580B2 (ja) | 分散共有メモリマルチプロセッサシステムのための分割疎ディレクトリ | |
| US7281092B2 (en) | System and method of managing cache hierarchies with adaptive mechanisms | |
| US7117312B1 (en) | Mechanism and method employing a plurality of hash functions for cache snoop filtering | |
| US7325102B1 (en) | Mechanism and method for cache snoop filtering | |
| JP2024533612A (ja) | 擬似lru補足時期情報を用いた再参照間隔予測(rrip) | |
| CN111406253A (zh) | 基于存储器结构的一致性目录缓存 | |
| US20210326265A1 (en) | Tags and data for caches | |
| KR20070104906A (ko) | 캐시 메모리를 구비한 시스템 및 엑세스 방법 | |
| US20070233966A1 (en) | Partial way hint line replacement algorithm for a snoop filter | |
| US20020002659A1 (en) | System and method for improving directory lookup speed | |
| GB2404755A (en) | Multilevel caching |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| CF01 | Termination of patent right due to non-payment of annual fee | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20111228 Termination date: 20190118 |