CN100485584C - 减少电能损耗的系统和方法 - Google Patents

减少电能损耗的系统和方法 Download PDF

Info

Publication number
CN100485584C
CN100485584C CNB008013918A CN00801391A CN100485584C CN 100485584 C CN100485584 C CN 100485584C CN B008013918 A CNB008013918 A CN B008013918A CN 00801391 A CN00801391 A CN 00801391A CN 100485584 C CN100485584 C CN 100485584C
Authority
CN
China
Prior art keywords
arm
coprocessor
logic
signal
register
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Lifetime
Application number
CNB008013918A
Other languages
English (en)
Chinese (zh)
Other versions
CN1318165A (zh
Inventor
S·阿杜苏米利
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Italian Ericsson Ltd i L
TDK Electronics AG
Original Assignee
Koninklijke Philips Electronics NV
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Koninklijke Philips Electronics NV filed Critical Koninklijke Philips Electronics NV
Publication of CN1318165A publication Critical patent/CN1318165A/zh
Application granted granted Critical
Publication of CN100485584C publication Critical patent/CN100485584C/zh
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30181—Instruction operation extension or modification
    • G06F9/30189—Instruction operation extension or modification according to execution mode, e.g. mode flag
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/3237—Power saving characterised by the action undertaken by disabling clock generation or distribution
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/32—Means for saving power
    • G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
    • G06F1/3234—Power saving characterised by the action undertaken
    • G06F1/3287—Power saving characterised by the action undertaken by switching off individual functional units in the computer system
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30076—Arrangements for executing specific machine instructions to perform miscellaneous control operations, e.g. NOP
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30181—Instruction operation extension or modification
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3877—Concurrent instruction execution, e.g. pipeline or look ahead using a slave processor, e.g. coprocessor
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • General Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • Advance Control (AREA)
  • Power Sources (AREA)
  • Executing Machine-Instructions (AREA)
CNB008013918A 1999-05-18 2000-05-08 减少电能损耗的系统和方法 Expired - Lifetime CN100485584C (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/313933 1999-05-18
US09/313,933 US6438700B1 (en) 1999-05-18 1999-05-18 System and method to reduce power consumption in advanced RISC machine (ARM) based systems

Publications (2)

Publication Number Publication Date
CN1318165A CN1318165A (zh) 2001-10-17
CN100485584C true CN100485584C (zh) 2009-05-06

Family

ID=23217815

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB008013918A Expired - Lifetime CN100485584C (zh) 1999-05-18 2000-05-08 减少电能损耗的系统和方法

Country Status (6)

Country Link
US (1) US6438700B1 (enExample)
EP (1) EP1099151B1 (enExample)
JP (1) JP4632279B2 (enExample)
CN (1) CN100485584C (enExample)
DE (1) DE60034526T2 (enExample)
WO (1) WO2000070433A1 (enExample)

Families Citing this family (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6820189B1 (en) * 1999-05-12 2004-11-16 Analog Devices, Inc. Computation core executing multiple operation DSP instructions and micro-controller instructions of shorter length without performing switch operation
US6629262B1 (en) * 1999-09-30 2003-09-30 Toshiba Tec Kabushiki Kaisha Multiplexed storage controlling device
US6732203B2 (en) * 2000-01-31 2004-05-04 Intel Corporation Selectively multiplexing memory coupling global bus data bits to narrower functional unit coupling local bus
US7353368B2 (en) * 2000-02-15 2008-04-01 Intel Corporation Method and apparatus for achieving architectural correctness in a multi-mode processor providing floating-point support
US20030070013A1 (en) * 2000-10-27 2003-04-10 Daniel Hansson Method and apparatus for reducing power consumption in a digital processor
TWI282918B (en) * 2000-11-13 2007-06-21 Intel Corp Method, device, and system for placing a processor in an idle state
US6917608B1 (en) 2000-12-22 2005-07-12 National Semiconductor Corporation Microsequencer microcode bank switched architecture
US6963554B1 (en) 2000-12-27 2005-11-08 National Semiconductor Corporation Microwire dynamic sequencer pipeline stall
US7191350B2 (en) * 2002-01-30 2007-03-13 Matsushita Electric Industrial Co., Ltd. Instruction conversion apparatus and instruction conversion method providing power control information, program and circuit for implementing the instruction conversion, and microprocessor for executing the converted instruction
EP1338956A1 (fr) 2002-02-20 2003-08-27 STMicroelectronics S.A. Dispositif électronique de traitement de données, en particulier processeur audio pour un décodeur audio/vidéo
JP3776058B2 (ja) * 2002-05-30 2006-05-17 Ｎｅｃエレクトロニクス株式会社 システムｌｓｉ、システムｌｓｉの設計方法、及び、記録媒体
JP4412905B2 (ja) * 2003-01-28 2010-02-10 パナソニック株式会社 低電力動作制御装置、およびプログラム最適化装置
US7197628B2 (en) * 2003-12-10 2007-03-27 Intel Corporation Method and apparatus for execution flow synonyms
GB2428842A (en) 2004-05-19 2007-02-07 Arc Int Microprocessor architecture
EP1600845A1 (en) * 2004-05-28 2005-11-30 STMicroelectronics Limited Processor with power saving circuitry
US7769983B2 (en) * 2005-05-18 2010-08-03 Qualcomm Incorporated Caching instructions for a multiple-state processor
US7882380B2 (en) * 2006-04-20 2011-02-01 Nvidia Corporation Work based clock management for display sub-system
US7937606B1 (en) 2006-05-18 2011-05-03 Nvidia Corporation Shadow unit for shadowing circuit status
US7657791B2 (en) * 2006-11-15 2010-02-02 Qualcomm Incorporated Method and system for a digital signal processor debugging during power transitions
US7711927B2 (en) * 2007-03-14 2010-05-04 Qualcomm Incorporated System, method and software to preload instructions from an instruction set other than one currently executing
CN101593287B (zh) * 2008-05-28 2010-12-08 北京中电华大电子设计有限责任公司 一种智能卡功耗平衡方法
US8347132B2 (en) * 2009-01-07 2013-01-01 Taiwan Semiconductor Manufacturing Company, Ltd. System and method for reducing processor power consumption
CN110750304B (zh) * 2019-09-30 2022-04-12 百富计算机技术（深圳）有限公司 提升任务切换效率的方法及终端设备
CN118605691A (zh) * 2024-05-29 2024-09-06 海光云芯集成电路设计(上海)有限公司 时钟控制方法、装置、电子设备和计算机可读存储介质

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5392437A (en) * 1992-11-06 1995-02-21 Intel Corporation Method and apparatus for independently stopping and restarting functional units
US5655124A (en) * 1992-03-31 1997-08-05 Seiko Epson Corporation Selective power-down for high performance CPU/system
US5666537A (en) * 1994-08-12 1997-09-09 Intel Corporation Power down scheme for idle processor components

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0391028A (ja) * 1989-09-04 1991-04-16 Mitsubishi Electric Corp パイプライン処理装置
US5420808A (en) * 1993-05-13 1995-05-30 International Business Machines Corporation Circuitry and method for reducing power consumption within an electronic circuit
JP3520611B2 (ja) * 1995-07-06 2004-04-19 株式会社日立製作所 プロセッサの制御方法
US5996083A (en) * 1995-08-11 1999-11-30 Hewlett-Packard Company Microprocessor having software controllable power consumption
US5726921A (en) * 1995-12-22 1998-03-10 Intel Corporation Floating point power conservation
JP3623840B2 (ja) * 1996-01-31 2005-02-23 株式会社ルネサステクノロジ データ処理装置及びマイクロプロセッサ
US5815724A (en) * 1996-03-29 1998-09-29 Intel Corporation Method and apparatus for controlling power consumption in a microprocessor
US6014751A (en) * 1997-05-05 2000-01-11 Intel Corporation Method and apparatus for maintaining cache coherency in an integrated circuit operating in a low power state
JPH10326129A (ja) * 1997-05-23 1998-12-08 Mitsubishi Electric Corp 半導体装置
US6049882A (en) * 1997-12-23 2000-04-11 Lg Semicon Co., Ltd. Apparatus and method for reducing power consumption in a self-timed system
US6219796B1 (en) * 1997-12-23 2001-04-17 Texas Instruments Incorporated Power reduction for processors by software control of functional units

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5655124A (en) * 1992-03-31 1997-08-05 Seiko Epson Corporation Selective power-down for high performance CPU/system
US5392437A (en) * 1992-11-06 1995-02-21 Intel Corporation Method and apparatus for independently stopping and restarting functional units
US5666537A (en) * 1994-08-12 1997-09-09 Intel Corporation Power down scheme for idle processor components

Also Published As

Publication number Publication date
CN1318165A (zh) 2001-10-17
JP2002544618A (ja) 2002-12-24
JP4632279B2 (ja) 2011-02-16
US6438700B1 (en) 2002-08-20
DE60034526D1 (de) 2007-06-06
EP1099151B1 (en) 2007-04-25
WO2000070433A1 (en) 2000-11-23
EP1099151A1 (en) 2001-05-16
DE60034526T2 (de) 2007-11-22

Similar Documents

Publication Publication Date Title
CN100485584C (zh) 减少电能损耗的系统和方法
KR100563012B1 (ko) 처리기를보조처리기에인터페이스하는방법및그장치
US7263624B2 (en) Methods and apparatus for power control in a scalable array of processor elements
US20020004916A1 (en) Methods and apparatus for power control in a scalable array of processor elements
JP2013541758A (ja) 命令フェッチユニットの電力を落とすことによりプロセッサ内の電力消費を低下させる方法および装置
US20150261543A1 (en) Method in a processor, an apparatus and a computer program product
JP2004171573A (ja) 新規な分割命令トランズアクションモデルを使用して構築したコプロセッサ拡張アーキテクチャ
US20090132835A1 (en) Method and system for power-state transition controllers
US5983338A (en) Method and apparatus for interfacing a processor to a coprocessor for communicating register write information
JP4689087B2 (ja) 情報処理装置及び省電力移行制御方法
US20070288724A1 (en) Microprocessor
US10203959B1 (en) Subroutine power optimiztion
CN100498691C (zh) 指令处理电路和处理程序指令的方法
US7194601B2 (en) Low-power decode circuitry and method for a processor having multiple decoders
JP2798121B2 (ja) データ処理装置
CN101228505A (zh) 用于管线式微处理器中功率节约的系统及方法
CN100562837C (zh) 在一微处理器中减少电力消耗的电路与方法
US20040205322A1 (en) Low-power decode circuitry for a processor
Ying et al. Design and VLSI implementation of an asynchronous low power microcontroller
JP4311087B2 (ja) プロセッサおよび例外処理方法
JP2004516545A (ja) プロセッサのリセット後の命令のロード
JP2667585B2 (ja) デジタルプロセッサ
CN120011287A (zh) 模拟前端数据接口和基于risc-v指令集的处理器
Lee et al. Design of a high performance self-timed ARM9 processor
CN100435071C (zh) 中央处理器的省电方法及系统

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
ASS Succession or assignment of patent right

Owner name: NXP CO., LTD.

Free format text: FORMER OWNER: ROYAL PHILIPS ELECTRONICS CO., LTD.

Effective date: 20071123

C41 Transfer of patent application or patent right or utility model
TA01 Transfer of patent application right

Effective date of registration: 20071123

Address after: Holland Ian Deho Finn

Applicant after: NXP B.V.

Address before: Holland Ian Deho Finn

Applicant before: KONINKLIJKE PHILIPS ELECTRONICS N.V.

C14 Grant of patent or utility model
GR01 Patent grant
ASS Succession or assignment of patent right

Owner name: NXP BV

Free format text: FORMER OWNER: KONINKL PHILIPS ELECTRONICS NV

Effective date: 20110120

C41 Transfer of patent application or patent right or utility model
C56 Change in the name or address of the patentee

Owner name: USST-ERICSSON CO., LTD.

Free format text: FORMER NAME: NXP BV

COR Change of bibliographic data

Free format text: CORRECT: ADDRESS; FROM: EINDHOVEN, HOLLAND TO: PLAN-LES-OUATES, SWITZERLAND

CP01 Change in the name or title of a patent holder

Address after: Swiss Prang Eli Ute

Patentee after: ST-ERICSSON S.A.

Address before: Swiss Prang Eli Ute

Patentee before: ST Wireless

TR01 Transfer of patent right

Effective date of registration: 20110120

Address after: Swiss Prang Eli Ute

Patentee after: ST Wireless

Address before: Holland Ian Deho Finn

Patentee before: NXP B.V.

ASS Succession or assignment of patent right

Owner name: SNAPTRACK, INC.

Free format text: FORMER OWNER: ST-ERICSSON S. A.

Effective date: 20150807

C41 Transfer of patent application or patent right or utility model
C56 Change in the name or address of the patentee

Owner name: ST-ERICSSON S. A.

Free format text: FORMER NAME: ST-ERICSSON INC.

CP03 Change of name, title or address

Address after: Geneva, Switzerland

Patentee after: Italian Ericsson Ltd. in liquidation

Address before: Swiss Prang Eli Ute

Patentee before: St-Ericsson S.A.

TR01 Transfer of patent right

Effective date of registration: 20150807

Address after: American California

Patentee after: EPCOS AG

Address before: Geneva, Switzerland

Patentee before: Italian Ericsson Ltd. in liquidation

CX01 Expiry of patent term

Granted publication date: 20090506

CX01 Expiry of patent term