CN100397374C - 存储器带宽控制装置 - Google Patents

存储器带宽控制装置 Download PDF

Info

Publication number
CN100397374C
CN100397374C CNB2004100921756A CN200410092175A CN100397374C CN 100397374 C CN100397374 C CN 100397374C CN B2004100921756 A CNB2004100921756 A CN B2004100921756A CN 200410092175 A CN200410092175 A CN 200410092175A CN 100397374 C CN100397374 C CN 100397374C
Authority
CN
China
Prior art keywords
memory
port
buffer
data
bandwidth
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CNB2004100921756A
Other languages
English (en)
Chinese (zh)
Other versions
CN1601501A (zh
Inventor
奥野健一
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Sony Corp
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sony Corp filed Critical Sony Corp
Publication of CN1601501A publication Critical patent/CN1601501A/zh
Application granted granted Critical
Publication of CN100397374C publication Critical patent/CN100397374C/zh
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/16Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668Details of memory controller
    • G06F13/1673Details of memory controller using buffers

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Information Transfer Systems (AREA)
  • Communication Control (AREA)
  • Memory System (AREA)
CNB2004100921756A 2003-09-08 2004-09-08 存储器带宽控制装置 Expired - Fee Related CN100397374C (zh)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2003315731A JP2005084907A (ja) 2003-09-08 2003-09-08 メモリ帯域制御装置
JP315731/2003 2003-09-08
JP315731/03 2003-09-08

Publications (2)

Publication Number Publication Date
CN1601501A CN1601501A (zh) 2005-03-30
CN100397374C true CN100397374C (zh) 2008-06-25

Family

ID=34131940

Family Applications (1)

Application Number Title Priority Date Filing Date
CNB2004100921756A Expired - Fee Related CN100397374C (zh) 2003-09-08 2004-09-08 存储器带宽控制装置

Country Status (5)

Country Link
US (1) US7657711B2 (enExample)
EP (1) EP1513071B1 (enExample)
JP (1) JP2005084907A (enExample)
CN (1) CN100397374C (enExample)
DE (1) DE602004008712T2 (enExample)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4135747B2 (ja) * 2006-04-06 2008-08-20 ソニー株式会社 データ処理装置及びフラッシュメモリへのアクセス方法
JPWO2008032711A1 (ja) * 2006-09-13 2010-01-28 パナソニック株式会社 メモリコントローラ、不揮発性記憶装置、アクセス装置、及び不揮発性記憶システム
JP4679494B2 (ja) * 2006-11-22 2011-04-27 Necシステムテクノロジー株式会社 ディスクアレイ装置システム、ディスクアレイ装置制御方法、および、プログラム
JP5045229B2 (ja) * 2007-05-14 2012-10-10 富士ゼロックス株式会社 ストレージシステム及びストレージ装置
US8250312B2 (en) 2009-04-29 2012-08-21 Micron Technology, Inc. Configurable multi-port memory devices and methods
US20120066471A1 (en) * 2010-09-14 2012-03-15 Advanced Micro Devices, Inc. Allocation of memory buffers based on preferred memory performance
US20120066444A1 (en) * 2010-09-14 2012-03-15 Advanced Micro Devices, Inc. Resolution Enhancement of Video Stream Based on Spatial and Temporal Correlation
JP5754273B2 (ja) 2011-07-11 2015-07-29 株式会社リコー メモリ制御装置、情報処理装置およびメモリ制御方法
US10216448B2 (en) 2014-09-11 2019-02-26 Hitachi, Ltd. Storage system with read request accelerator having dynamic internal data memory allocation
US10095422B2 (en) * 2016-10-28 2018-10-09 Veritas Technologies, LLC Systems and methods for allocating input/output bandwidth in storage systems
US11258877B2 (en) 2018-07-26 2022-02-22 Netapp, Inc. Methods for managing workloads in a storage system and devices thereof
US11983164B1 (en) 2022-11-17 2024-05-14 Bank Of America Corporation System and method for data community detection via data network telemetry
US12021731B1 (en) 2023-01-05 2024-06-25 Bank Of America Corporation System and method for evaluating compliance of transmitted object data via data efficiency mapping

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1195437A (zh) * 1995-08-16 1998-10-07 斯塔盖德数字网络有限公司 用于音频信号和视频信号传输的带宽动态配置
US6098123A (en) * 1997-05-08 2000-08-01 International Business Machines Corporation Method and apparatus for dynamic allocation of bandwidth to/from network adapter memory amongst active input/output ports
US6501734B1 (en) * 1999-05-24 2002-12-31 Advanced Micro Devices, Inc. Apparatus and method in a network switch for dynamically assigning memory interface slots between gigabit port and expansion port
CN1430440A (zh) * 2001-12-26 2003-07-16 Lg电子株式会社 基站调制解调器的存储器控制装置和方法

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS63132369A (ja) 1986-11-21 1988-06-04 Oki Electric Ind Co Ltd メモリ情報転送方式
JPH03273353A (ja) 1990-03-22 1991-12-04 Hitachi Ltd 通信制御装置
JP3273191B2 (ja) 1991-11-29 2002-04-08 日本電気エンジニアリング株式会社 データ転送装置
JP3364751B2 (ja) 1992-02-20 2003-01-08 日本電気エンジニアリング株式会社 データ転送システム
KR960706657A (ko) * 1993-11-30 1996-12-09 토마스 씨. 토코스 공유 메모리 시스템에서의 병행 동작을 가능하게 하고 최대화하는 방법 및 장치(method and apparatus for providing and maximizing concurrent operations in a shared memory system)
WO1995015528A1 (en) * 1993-11-30 1995-06-08 Vlsi Technology, Inc. A reallocatable memory subsystem enabling transparent transfer of memory function during upgrade
US5634004A (en) * 1994-05-16 1997-05-27 Network Programs, Inc. Directly programmable distribution element
JP3273353B2 (ja) 1995-12-21 2002-04-08 日立造船株式会社 硫酸プラント排ガスの乾式脱硫方法
JPH10340243A (ja) 1997-06-06 1998-12-22 Hitachi Ltd 入出力データ転送システム
US6903733B1 (en) * 1997-11-24 2005-06-07 Pixelworks, Inc. Ultra-high bandwidth multi-port memory system for image scaling applications
US6339434B1 (en) * 1997-11-24 2002-01-15 Pixelworks Image scaling circuit for fixed pixed resolution display
JP2000330923A (ja) 1999-05-19 2000-11-30 Nec Corp データ転送システム及び転送方法並びに記録媒体

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1195437A (zh) * 1995-08-16 1998-10-07 斯塔盖德数字网络有限公司 用于音频信号和视频信号传输的带宽动态配置
US6098123A (en) * 1997-05-08 2000-08-01 International Business Machines Corporation Method and apparatus for dynamic allocation of bandwidth to/from network adapter memory amongst active input/output ports
US6501734B1 (en) * 1999-05-24 2002-12-31 Advanced Micro Devices, Inc. Apparatus and method in a network switch for dynamically assigning memory interface slots between gigabit port and expansion port
CN1430440A (zh) * 2001-12-26 2003-07-16 Lg电子株式会社 基站调制解调器的存储器控制装置和方法

Also Published As

Publication number Publication date
US7657711B2 (en) 2010-02-02
JP2005084907A (ja) 2005-03-31
EP1513071A3 (en) 2005-12-14
CN1601501A (zh) 2005-03-30
US20050086425A1 (en) 2005-04-21
DE602004008712T2 (de) 2008-06-12
DE602004008712D1 (de) 2007-10-18
EP1513071A2 (en) 2005-03-09
EP1513071B1 (en) 2007-09-05

Similar Documents

Publication Publication Date Title
US7054986B2 (en) Programmable CPU/interface buffer structure using dual port RAM
KR100311076B1 (ko) 폭선택및버스트가능선입선출데이타저장장치
JP2007529828A (ja) メモリハブ付きメモリモジュールでデータ転送を編成するためのシステムおよび方法
JP2011505039A (ja) メモリにアクセスするシステム及び方法
JPH09251437A (ja) 計算機装置及び連続データサーバ装置
US7657711B2 (en) Dynamic memory bandwidth allocation
EP1820309A2 (en) Streaming memory controller
KR100944892B1 (ko) 버스 시스템 및 버스 인터페이스
KR100375233B1 (ko) 전송될 데이터 길이 값에 따라 전송 모드가 유동적으로변환되는 직접 메모리 억세스 컨트롤러
KR102181441B1 (ko) 복수의 기능 블록들을 포함하는 반도체 장치
JP2005084907A5 (enExample)
CN101004674B (zh) 数据处理系统和包括数据处理系统的高清晰度电视机
KR100388342B1 (ko) 비동기 및 동기 프로토콜을 갖는 멀티 포트 메모리
CN1287314A (zh) 带有具用于一个共用存储器的接口的多个处理器的装置
US20090282166A1 (en) System and method for data exchange in multiprocessor computer systems
CN103927125A (zh) 分时缓冲器存取系统及存储器控制器
EP1588276A1 (en) Processor array
KR100487199B1 (ko) 직접 메모리 접근매체의 데이터 전송 장치 및 방법
WO2006134550A2 (en) Memory controller
KR101128898B1 (ko) 직접 메모리 접근 제어장치, 및 이를 이용한 데이터 전송시스템 및 그 전송 방법
US7523250B2 (en) Semiconductor memory system and semiconductor memory chip
US6651114B1 (en) DMA controller which optimizes transfer rate of data and method therefor
JP2009519524A (ja) データ伝送バスにアクセスする方法、対応する装置およびシステム
EP1459191B1 (en) Communication bus system
KR101116613B1 (ko) 메모리 액세스 제어 장치 및 방법

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
C14 Grant of patent or utility model
GR01 Patent grant
CF01 Termination of patent right due to non-payment of annual fee

Granted publication date: 20080625

Termination date: 20150908

EXPY Termination of patent right or utility model