CH522954A - Verfahren zum Herstellen einer Transistoranordnung - Google Patents

Verfahren zum Herstellen einer Transistoranordnung

Info

Publication number
CH522954A
CH522954A CH304271A CH304271A CH522954A CH 522954 A CH522954 A CH 522954A CH 304271 A CH304271 A CH 304271A CH 304271 A CH304271 A CH 304271A CH 522954 A CH522954 A CH 522954A
Authority
CH
Switzerland
Prior art keywords
manufacturing
transistor arrangement
transistor
arrangement
Prior art date
Application number
CH304271A
Other languages
English (en)
Inventor
Helmuth Dr Murrmann
Original Assignee
Siemens Ag
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens Ag filed Critical Siemens Ag
Publication of CH522954A publication Critical patent/CH522954A/de

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/482Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
    • H01L23/485Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body consisting of layered constructions comprising conductive layers and insulating layers, e.g. planar contacts
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Electrodes Of Semiconductors (AREA)
CH304271A 1970-03-19 1971-03-02 Verfahren zum Herstellen einer Transistoranordnung CH522954A (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE19702013220 DE2013220A1 (de) 1970-03-19 1970-03-19 Verfahren zum Herstellen einer Transistor anordnung aus Silicium

Publications (1)

Publication Number Publication Date
CH522954A true CH522954A (de) 1972-05-15

Family

ID=5765627

Family Applications (1)

Application Number Title Priority Date Filing Date
CH304271A CH522954A (de) 1970-03-19 1971-03-02 Verfahren zum Herstellen einer Transistoranordnung

Country Status (8)

Country Link
US (1) US3754321A (de)
AT (1) AT312054B (de)
CH (1) CH522954A (de)
DE (1) DE2013220A1 (de)
FR (1) FR2083421B1 (de)
GB (1) GB1310806A (de)
NL (1) NL7103588A (de)
SE (1) SE378154B (de)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4999318A (en) * 1986-11-12 1991-03-12 Hitachi, Ltd. Method for forming metal layer interconnects using stepped via walls

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3523038A (en) * 1965-06-02 1970-08-04 Texas Instruments Inc Process for making ohmic contact to planar germanium semiconductor devices
US3571913A (en) * 1968-08-20 1971-03-23 Hewlett Packard Co Method of making ohmic contact to a shallow diffused transistor
ES374318A1 (es) * 1968-12-10 1972-03-16 Matsushita Electronics Corp Un metodo de fabricar un dispositivo semiconductor sensiblea la presion.

Also Published As

Publication number Publication date
FR2083421B1 (de) 1977-01-21
AT312054B (de) 1973-12-10
NL7103588A (de) 1971-09-21
DE2013220A1 (de) 1971-11-25
GB1310806A (en) 1973-03-21
SE378154B (de) 1975-08-18
US3754321A (en) 1973-08-28
FR2083421A1 (de) 1971-12-17

Similar Documents

Publication Publication Date Title
CH505473A (de) Verfahren zum Herstellen einer Halbleitervorrichtung
DE1938365B2 (de) Verfahren zum herstellen eines transistors
CH495842A (de) Verfahren zum Herstellen eines Schichtbauteils
CH498493A (de) Verfahren zum Herstellen monolithischer Halbleiteranordnungen
CH516227A (de) Verfahren zum Herstellen einer Sperrschicht-Halbleitervorrichtung
CH498490A (de) Verfahren zum Herstellen eines Halbleiterbauelementes
CH403436A (de) Verfahren zum Herstellen einer Halbleiteranordnung
CH526848A (de) Verfahren zum Herstellen einer Spule
CH525027A (de) Verfahren zum epitaktischen Niederschlagen einer Halbleiterverbindung
AT317415B (de) Verfahren zum Herstellen kunststoffumhüllter Tampons
CH416575A (de) Verfahren zum Herstellen einer Halbleiteranordnung
DE1800347B2 (de) Verfahren zum herstellen einer halbleiteranordnung
CH551406A (de) Verfahren zum herstellen von glycidylaethern.
AT292786B (de) Verfahren zum herstellen einer halbleiteranordnung
CH522954A (de) Verfahren zum Herstellen einer Transistoranordnung
CH523594A (de) Verfahren zum Herstellen einer Planardiode oder eines Planartransistors
CH490737A (de) Verfahren zum Herstellen einer Halbleiteranordnung
CH483928A (de) Verfahren zum Herstellen einer Typentrommel
AT324426B (de) Verfahren zum herstellen eines pnp-silizium-transistors
CH524895A (de) Verfahren zum Herstellen einer Halbleiteranordnung
CH474857A (de) Verfahren zum Herstellen eines Germanium-Planar-Transistors
CH408223A (de) Verfahren zum Herstellen einer Halbleiteranordnung
CH408876A (de) Verfahren zum Herstellen einer Halbleiteranordnung
CH421303A (de) Verfahren zum Herstellen einer Halbleiteranordnung
CH512823A (de) Verfahren zum Herstellen eines Halbleiterbauelementes

Legal Events

Date Code Title Description
PL Patent ceased