CA3016016C - Electrostatic discharge (esd) isolated input/output (i/o) circuits - Google Patents

Electrostatic discharge (esd) isolated input/output (i/o) circuits Download PDF

Info

Publication number
CA3016016C
CA3016016C CA3016016A CA3016016A CA3016016C CA 3016016 C CA3016016 C CA 3016016C CA 3016016 A CA3016016 A CA 3016016A CA 3016016 A CA3016016 A CA 3016016A CA 3016016 C CA3016016 C CA 3016016C
Authority
CA
Canada
Prior art keywords
driver
transistor
circuit
esd
receiver
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CA3016016A
Other languages
English (en)
French (fr)
Other versions
CA3016016A1 (en
Inventor
Eugene Robert WORLEY
Reza Jalilizeinali
Sreeker Dundigal
Wen-Yi Chen
Krishna Chaitanya CHILLARA
Taeghyun Kang
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Qualcomm Inc
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of CA3016016A1 publication Critical patent/CA3016016A1/en
Application granted granted Critical
Publication of CA3016016C publication Critical patent/CA3016016C/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018507—Interface arrangements
    • H03K19/018521—Interface arrangements of complementary type, e.g. CMOS
    • H03K19/018528—Interface arrangements of complementary type, e.g. CMOS with at least one differential stage
    • H—ELECTRICITY
    • H02—GENERATION; CONVERSION OR DISTRIBUTION OF ELECTRIC POWER
    • H02H—EMERGENCY PROTECTIVE CIRCUIT ARRANGEMENTS
    • H02H9/00—Emergency protective circuit arrangements for limiting excess current or voltage without disconnection
    • H02H9/04—Emergency protective circuit arrangements for limiting excess current or voltage without disconnection responsive to excess voltage
    • H02H9/045—Emergency protective circuit arrangements for limiting excess current or voltage without disconnection responsive to excess voltage adapted to a particular application and not provided for elsewhere
    • H02H9/046—Emergency protective circuit arrangements for limiting excess current or voltage without disconnection responsive to excess voltage adapted to a particular application and not provided for elsewhere responsive to excess voltage appearing at terminals of integrated circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/003—Modifications for increasing the reliability for protection
    • H03K19/00315—Modifications for increasing the reliability for protection in field-effect transistor circuits
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/0175—Coupling arrangements; Interface arrangements
    • H03K19/0185—Coupling arrangements; Interface arrangements using field effect transistors only
    • H03K19/018592—Coupling arrangements; Interface arrangements using field effect transistors only with a bidirectional operation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M9/00—Parallel/series conversion or vice versa

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Theoretical Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Logic Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)
CA3016016A 2016-03-31 2017-01-25 Electrostatic discharge (esd) isolated input/output (i/o) circuits Active CA3016016C (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US15/088,035 US10298010B2 (en) 2016-03-31 2016-03-31 Electrostatic discharge (ESD) isolated input/output (I/O) circuits
US15/088,035 2016-03-31
PCT/US2017/014949 WO2017172002A1 (en) 2016-03-31 2017-01-25 Electrostatic discharge (esd) isolated input/output (i/o) circuits

Publications (2)

Publication Number Publication Date
CA3016016A1 CA3016016A1 (en) 2017-10-05
CA3016016C true CA3016016C (en) 2021-02-16

Family

ID=58010398

Family Applications (1)

Application Number Title Priority Date Filing Date
CA3016016A Active CA3016016C (en) 2016-03-31 2017-01-25 Electrostatic discharge (esd) isolated input/output (i/o) circuits

Country Status (10)

Country Link
US (1) US10298010B2 (cg-RX-API-DMAC10.html)
EP (1) EP3437193B1 (cg-RX-API-DMAC10.html)
JP (1) JP6687753B2 (cg-RX-API-DMAC10.html)
KR (1) KR102057111B1 (cg-RX-API-DMAC10.html)
CN (1) CN108886363B (cg-RX-API-DMAC10.html)
BR (1) BR112018069912B1 (cg-RX-API-DMAC10.html)
CA (1) CA3016016C (cg-RX-API-DMAC10.html)
ES (1) ES2883349T3 (cg-RX-API-DMAC10.html)
TW (1) TWI672905B (cg-RX-API-DMAC10.html)
WO (1) WO2017172002A1 (cg-RX-API-DMAC10.html)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10936333B2 (en) 2018-02-28 2021-03-02 Forcepoint Llc System and method for managing system configuration data models
CN110504251B (zh) * 2018-05-18 2021-12-24 世界先进积体电路股份有限公司 集成电路以及静电放电保护电路
US11088541B2 (en) 2018-09-07 2021-08-10 Vanguard International Semiconductor Corporation Integrated circuit and electrostatic discharge protection circuit thereof
CN110137171B (zh) * 2019-05-16 2024-07-19 北京集创北方科技股份有限公司 指纹传感装置及电子设备
TWI706619B (zh) * 2019-05-16 2020-10-01 大陸商北京集創北方科技股份有限公司 具增強靜電放電保護的指紋感測模塊及電子裝置
DE102020132568A1 (de) * 2020-03-31 2021-09-30 Taiwan Semiconductor Manufacturing Co., Ltd. Esd-schutzschaltung zum und zugehöriges betriebsverfahren
JP7408595B2 (ja) * 2021-03-30 2024-01-05 株式会社東芝 保護回路
CN113985163B (zh) * 2021-10-15 2024-04-30 深圳市爱协生科技股份有限公司 Esd检测电路、集成电路及电子设备
US11824534B2 (en) * 2021-11-16 2023-11-21 Xilinx, Inc. Transmit driver architecture with a jtag configuration mode, extended equalization range, and multiple power supply domains
CN116203308B (zh) * 2021-11-30 2025-10-31 澜起科技股份有限公司 静电放电和电过载的探测电路
US12439702B2 (en) * 2022-05-09 2025-10-07 Nxp B.V. Electrostatic discharge protection for wireless device
US11923764B1 (en) * 2022-08-10 2024-03-05 Texas Instruments Incorporated Electrostatic discharge circuit for switching mode power supply
US20260066646A1 (en) * 2024-09-04 2026-03-05 Taiwan Semiconductor Manufacturing Company Ltd. Electrostatic discharge (esd) protection circuit using tie-cell technique

Family Cites Families (24)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5243623A (en) 1990-09-25 1993-09-07 National Semiconductor Corporation Switchable multi-mode transceiver interface device
US5530612A (en) * 1994-03-28 1996-06-25 Intel Corporation Electrostatic discharge protection circuits using biased and terminated PNP transistor chains
US5780897A (en) * 1995-11-13 1998-07-14 Digital Equipment Corporation ESD protection clamp for mixed voltage I/O stages using NMOS transistors
US6785109B1 (en) 2000-01-10 2004-08-31 Altera Corporation Technique for protecting integrated circuit devices against electrostatic discharge damage
US6624992B1 (en) 2000-10-06 2003-09-23 Qualcomm, Incorporated Electro-static discharge protection circuit
US6552583B1 (en) 2001-10-11 2003-04-22 Pericom Semiconductor Corp. ESD-protection device with active R-C coupling to gate of large output transistor
US7026848B2 (en) * 2004-05-18 2006-04-11 Rambus Inc. Pre-driver circuit
US7221551B2 (en) * 2004-06-11 2007-05-22 Taiwan Semiconductor Manufacturing Company, Ltd. Cascaded gate-driven ESD clamp
US7102380B2 (en) * 2004-07-07 2006-09-05 Kao Richard F C High speed integrated circuit
JP4986459B2 (ja) 2006-01-24 2012-07-25 ルネサスエレクトロニクス株式会社 半導体集積回路装置
KR20070115093A (ko) 2006-05-30 2007-12-05 삼성전자주식회사 정전 방전 감지회로를 구비한 반도체 장치
JP5053579B2 (ja) * 2006-06-28 2012-10-17 寛治 大塚 静電気放電保護回路
US7679878B2 (en) * 2007-12-21 2010-03-16 Broadcom Corporation Capacitor sharing surge protection circuit
JP5363879B2 (ja) * 2009-06-03 2013-12-11 ルネサスエレクトロニクス株式会社 ドライバ回路
US8339757B2 (en) * 2010-04-19 2012-12-25 Faraday Technology Corp. Electrostatic discharge circuit for integrated circuit with multiple power domain
US20130010266A1 (en) * 2011-07-05 2013-01-10 Projectiondesign As Compact Projector Head
US8837564B2 (en) * 2011-10-14 2014-09-16 Broadcom Corporation Multi gigabit modem for mmWave point to point links
US9001479B2 (en) * 2012-02-07 2015-04-07 Mediatek Inc. ESD protection circuit
US8760828B2 (en) 2012-03-08 2014-06-24 Taiwan Semiconductor Manufacturing Co., Ltd. Electro-static discharge clamp (ESD) for NxVDD power rail
US8724271B2 (en) * 2012-03-08 2014-05-13 Globalfoundries Singapore Pte. Ltd. ESD-robust I/O driver circuits
US9219055B2 (en) 2012-06-14 2015-12-22 International Business Machines Corporation Structure and method for dynamic biasing to improve ESD robustness of current mode logic (CML) drivers
DE102014102714A1 (de) * 2014-02-28 2015-09-03 Infineon Technologies Ag Integrierte Schaltung mit ESD-Schutzstruktur und Photonenquelle
CN105099419B (zh) * 2014-04-16 2018-06-22 钰太芯微电子科技（上海）有限公司 具有静电放电保护功能的功率芯片
KR102140734B1 (ko) * 2014-05-14 2020-08-04 삼성전자주식회사 정전 보호 회로를 포함하는 반도체 장치 및 그것의 동작 방법

Also Published As

Publication number Publication date
KR102057111B1 (ko) 2019-12-18
CN108886363B (zh) 2022-01-14
JP6687753B2 (ja) 2020-04-28
BR112018069912B1 (pt) 2023-12-26
ES2883349T3 (es) 2021-12-07
BR112018069912A2 (pt) 2019-02-05
TW201810949A (zh) 2018-03-16
CN108886363A (zh) 2018-11-23
JP2019517127A (ja) 2019-06-20
WO2017172002A1 (en) 2017-10-05
TWI672905B (zh) 2019-09-21
KR20180127374A (ko) 2018-11-28
EP3437193A1 (en) 2019-02-06
US20170288398A1 (en) 2017-10-05
US10298010B2 (en) 2019-05-21
CA3016016A1 (en) 2017-10-05
EP3437193B1 (en) 2021-07-28

Similar Documents

Publication Publication Date Title
EP3437193B1 (en) Electrostatic discharge isolated input/output circuits and method for protecting said circuits
KR101885334B1 (ko) 정전기 방전 보호 회로
US8693150B2 (en) Semiconductor apparatus
US9401594B2 (en) Surge protection for differential input/output interfaces
US20150043113A1 (en) Esd clamp circuit
US20090237846A1 (en) Esd protection circuit and method thereof
US9541583B2 (en) Voltage detector with high voltage protection
US10177135B2 (en) Integrated circuit and electrostatic discharge protection circuit thereof
US9263882B2 (en) Output circuits with electrostatic discharge protection
US8610472B2 (en) Power-up signal generating circuit of semiconductor integrated circuit
US9406627B2 (en) Mixed mode RC clamps
US20060198069A1 (en) Power ESD clamp protection circuit
US11322935B2 (en) High speed ESP protection circuit
TW202406262A (zh) 靜電放電保護電路及其操作方法
US20080165459A1 (en) Pad ESD Spreading Technique
US12506474B2 (en) Power switch with protection against Safe Operating Area (SOA) violations
US7477497B2 (en) Apparatus for electrostatic discharge protection of bipolar emitter follower circuits
US20250158390A1 (en) Full-functionality back power protection (bpp) input/output (i/o) circuit with overvoltage protection including electrostatic discharge
JP2004253517A (ja) 半導体集積回路

Legal Events

Date Code Title Description
EEER Examination request

Effective date: 20190620

MPN Maintenance fee for patent paid

Free format text: FEE DESCRIPTION TEXT: MF (PATENT, 8TH ANNIV.) - STANDARD

Year of fee payment: 8

U00 Fee paid

Free format text: ST27 STATUS EVENT CODE: A-4-4-U10-U00-U101 (AS PROVIDED BY THE NATIONAL OFFICE); EVENT TEXT: MAINTENANCE REQUEST RECEIVED

Effective date: 20241212

U11 Full renewal or maintenance fee paid

Free format text: ST27 STATUS EVENT CODE: A-4-4-U10-U11-U102 (AS PROVIDED BY THE NATIONAL OFFICE); EVENT TEXT: MAINTENANCE FEE PAYMENT PAID IN FULL

Effective date: 20241212

MPN Maintenance fee for patent paid

Free format text: FEE DESCRIPTION TEXT: MF (PATENT, 9TH ANNIV.) - STANDARD

Year of fee payment: 9

U00 Fee paid

Free format text: ST27 STATUS EVENT CODE: A-4-4-U10-U00-U101 (AS PROVIDED BY THE NATIONAL OFFICE); EVENT TEXT: MAINTENANCE REQUEST RECEIVED

Effective date: 20251209

U11 Full renewal or maintenance fee paid

Free format text: ST27 STATUS EVENT CODE: A-4-4-U10-U11-U102 (AS PROVIDED BY THE NATIONAL OFFICE); EVENT TEXT: MAINTENANCE FEE PAYMENT PAID IN FULL

Effective date: 20251209