CA2420027A1 - Systeme et procede de vcd sur demande - Google Patents
Systeme et procede de vcd sur demande Download PDFInfo
- Publication number
- CA2420027A1 CA2420027A1 CA002420027A CA2420027A CA2420027A1 CA 2420027 A1 CA2420027 A1 CA 2420027A1 CA 002420027 A CA002420027 A CA 002420027A CA 2420027 A CA2420027 A CA 2420027A CA 2420027 A1 CA2420027 A1 CA 2420027A1
- Authority
- CA
- Canada
- Prior art keywords
- simulation
- logic
- simulation time
- vcd
- design
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract 13
- 238000004088 simulation Methods 0.000 claims abstract 80
- 238000013461 design Methods 0.000 claims abstract 34
- 230000006835 compression Effects 0.000 claims abstract 3
- 238000007906 compression Methods 0.000 claims abstract 3
- 230000006837 decompression Effects 0.000 claims abstract 3
- 238000012360 testing method Methods 0.000 claims abstract 2
- 238000011156 evaluation Methods 0.000 claims 8
- 238000012545 processing Methods 0.000 claims 4
- 238000012546 transfer Methods 0.000 claims 1
- 230000008929 regeneration Effects 0.000 abstract 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/44—Arrangements for executing specific programs
- G06F9/455—Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F30/00—Computer-aided design [CAD]
- G06F30/30—Circuit design
- G06F30/32—Circuit design at the digital level
- G06F30/33—Design verification, e.g. functional simulation or model checking
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- Software Systems (AREA)
- Computer Hardware Design (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Evolutionary Computation (AREA)
- Geometry (AREA)
- Debugging And Monitoring (AREA)
- Management, Administration, Business Operations System, And Electronic Commerce (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| PCT/US2001/025558 WO2003017099A1 (fr) | 2001-08-14 | 2001-08-14 | Systeme et procede de vcd sur demande |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CA2420027A1 true CA2420027A1 (fr) | 2003-02-27 |
| CA2420027C CA2420027C (fr) | 2012-01-03 |
Family
ID=21742775
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA2420027A Expired - Fee Related CA2420027C (fr) | 2001-08-14 | 2001-08-14 | Systeme et procede de vcd sur demande |
Country Status (7)
| Country | Link |
|---|---|
| EP (1) | EP1417577A4 (fr) |
| JP (1) | JP4102752B2 (fr) |
| KR (1) | KR100928134B1 (fr) |
| CN (1) | CN1308819C (fr) |
| CA (1) | CA2420027C (fr) |
| IL (3) | IL160392A0 (fr) |
| WO (1) | WO2003017099A1 (fr) |
Families Citing this family (13)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2007528553A (ja) * | 2004-03-09 | 2007-10-11 | セヤン ヤン | 検証性能と検証效率性を高める動的検証−基盤方式の検証装置及びこれを用いた検証方法論 |
| JP2007305137A (ja) * | 2006-05-12 | 2007-11-22 | Samsung Electronics Co Ltd | 分配された同時的シミュレーション |
| US9715325B1 (en) | 2012-06-21 | 2017-07-25 | Open Text Corporation | Activity stream based interaction |
| JP5926807B2 (ja) * | 2012-09-06 | 2016-05-25 | 株式会社日立製作所 | 協調シミュレーション用計算機システム、組込みシステムの検証システム及び組込みシステムの検証方法 |
| US9208008B2 (en) | 2013-07-24 | 2015-12-08 | Qualcomm Incorporated | Method and apparatus for multi-chip reduced pin cross triggering to enhance debug experience |
| KR101660580B1 (ko) | 2014-04-02 | 2016-09-28 | 프레스티지 바이오파마 피티이. 엘티디. | 항체의 당 함량 조절을 통한 항체의 제조 방법 |
| CN109426518B (zh) * | 2017-08-29 | 2021-02-19 | 杭州旗捷科技有限公司 | 单核处理器设备的并行写码方法、电子设备、存储介质 |
| CN109710536B (zh) * | 2018-12-29 | 2022-03-18 | 湖北航天技术研究院总体设计所 | 一种自动提取fpga软件验证结果仿真波形的系统及方法 |
| CN109740250B (zh) * | 2018-12-29 | 2022-03-18 | 湖北航天技术研究院总体设计所 | 基于uvm的fpga软件验证结果仿真波形的获取方法和系统 |
| CN111125975B (zh) * | 2019-12-09 | 2024-06-14 | 上海思尔芯技术股份有限公司 | 一种fpga时分复用多路数据传输的方法、存储介质及终端 |
| CN112486076B (zh) * | 2020-12-08 | 2022-02-15 | 长光卫星技术有限公司 | 一种多fpga间时钟同步与复位同步系统 |
| CN113342697B (zh) * | 2021-07-19 | 2022-08-26 | 英韧科技(上海)有限公司 | 闪存转换层仿真测试系统及方法 |
| US20240070345A1 (en) * | 2022-08-30 | 2024-02-29 | Rockwell Automation Technologies, Inc. | Parallel emulation for controls testing |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6009256A (en) * | 1997-05-02 | 1999-12-28 | Axis Systems, Inc. | Simulation/emulation system and method |
| JP3506202B2 (ja) * | 1997-06-30 | 2004-03-15 | 住友電装株式会社 | 基板用コネクタ |
| US6083269A (en) | 1997-08-19 | 2000-07-04 | Lsi Logic Corporation | Digital integrated circuit design system and methodology with hardware |
| US6249891B1 (en) | 1998-07-02 | 2001-06-19 | Advantest Corp. | High speed test pattern evaluation apparatus |
| US6061283A (en) * | 1998-10-23 | 2000-05-09 | Advantest Corp. | Semiconductor integrated circuit evaluation system |
| US6678645B1 (en) * | 1999-10-28 | 2004-01-13 | Advantest Corp. | Method and apparatus for SoC design validation |
-
2001
- 2001-08-14 CA CA2420027A patent/CA2420027C/fr not_active Expired - Fee Related
- 2001-08-14 IL IL16039201A patent/IL160392A0/xx unknown
- 2001-08-14 WO PCT/US2001/025558 patent/WO2003017099A1/fr active Application Filing
- 2001-08-14 KR KR1020037002218A patent/KR100928134B1/ko not_active IP Right Cessation
- 2001-08-14 CN CNB018227910A patent/CN1308819C/zh not_active Expired - Fee Related
- 2001-08-14 EP EP01965946A patent/EP1417577A4/fr not_active Withdrawn
- 2001-08-14 JP JP2003521942A patent/JP4102752B2/ja not_active Expired - Fee Related
- 2001-08-14 IL IL15448101A patent/IL154481A0/xx active IP Right Grant
-
2003
- 2003-02-16 IL IL154481A patent/IL154481A/en not_active IP Right Cessation
Also Published As
| Publication number | Publication date |
|---|---|
| EP1417577A4 (fr) | 2009-08-26 |
| JP2005500618A (ja) | 2005-01-06 |
| KR100928134B1 (ko) | 2009-11-25 |
| JP4102752B2 (ja) | 2008-06-18 |
| CN1491385A (zh) | 2004-04-21 |
| IL154481A (en) | 2008-03-20 |
| IL154481A0 (en) | 2003-09-17 |
| CA2420027C (fr) | 2012-01-03 |
| KR20040028598A (ko) | 2004-04-03 |
| EP1417577A1 (fr) | 2004-05-12 |
| WO2003017099A1 (fr) | 2003-02-27 |
| CN1308819C (zh) | 2007-04-04 |
| IL160392A0 (en) | 2004-07-25 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CA2420027A1 (fr) | Systeme et procede de vcd sur demande | |
| US8122398B2 (en) | Conversion of circuit description to an abstract model of the circuit | |
| US5517432A (en) | Finite state machine transition analyzer | |
| US6321363B1 (en) | Incremental simulation using previous simulation results and knowledge of changes to simulation model to achieve fast simulation time | |
| US5768145A (en) | Parametrized waveform processor for gate-level power analysis tool | |
| US6295517B1 (en) | Method and apparatus for adaptively or selectively choosing event-triggered cycle-based simulation or oblivious-triggered cycle-based simulation on a cluster-by-cluster basis | |
| US7844929B2 (en) | Optimizing test code generation for verification environment | |
| JP2001124836A (ja) | イベント型半導体テストシステム | |
| US5258932A (en) | PLA simulation method | |
| US7856608B2 (en) | Method and apparatus for generating current source noise model for creating semiconductor device model used in power supply noise analysis | |
| US6856951B2 (en) | Repartitioning performance estimation in a hardware-software system | |
| CN111639470B (zh) | 一种处理器协同芯片的仿真测试方法、系统及相关组件 | |
| US5345450A (en) | Method of compressing and decompressing simulation data for generating a test program for testing a logic device | |
| US8700380B2 (en) | Method for generating performance evaluation model | |
| US20020072889A1 (en) | Efficient array tracing in a logic simulator machine | |
| US7086019B2 (en) | Systems and methods for determining activity factors of a circuit design | |
| WO2006137144A1 (fr) | Méthode, programme et système de support de conception de dispositif | |
| US20040267511A1 (en) | Method and apparatus for performing input/output floor planning on an integrated circuit design | |
| CN102054066B (zh) | 集成电路的退化分析方法及装置 | |
| US6564357B2 (en) | Performance verification/analysis tool for full-chip designs | |
| US11763051B2 (en) | State dependent and path dependent power estimation | |
| US6898562B2 (en) | Method and system for efficiently overriding net values in a logic simulator machine | |
| US6581194B1 (en) | Method for reducing simulation overhead for external models | |
| CN100383798C (zh) | 一种对随机存储器封装文件进行仿真的仿真平台及方法 | |
| JP3603394B2 (ja) | Ｌｓｉ開発における検証方式および検証方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EEER | Examination request | ||
| MKLA | Lapsed |
Effective date: 20140814 |