JP4102752B2 - Ｖｃｄ−オン−デマンドのシステムおよび方法 - Google Patents

Ｖｃｄ−オン−デマンドのシステムおよび方法 Download PDF

Info

Publication number
JP4102752B2
JP4102752B2 JP2003521942A JP2003521942A JP4102752B2 JP 4102752 B2 JP4102752 B2 JP 4102752B2 JP 2003521942 A JP2003521942 A JP 2003521942A JP 2003521942 A JP2003521942 A JP 2003521942A JP 4102752 B2 JP4102752 B2 JP 4102752B2
Authority
JP
Japan
Prior art keywords
simulation
hardware
logic
user
software
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
JP2003521942A
Other languages
English (en)
Japanese (ja)
Other versions
JP2005500618A (ja
Inventor
ピン−シェン セン，
ヨゲシュ カマー ゴエル，
クインシー クン−スー シェン，
Original Assignee
ベリシティー デザイン， インコーポレイテッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ベリシティー デザイン， インコーポレイテッド filed Critical ベリシティー デザイン， インコーポレイテッド
Publication of JP2005500618A publication Critical patent/JP2005500618A/ja
Application granted granted Critical
Publication of JP4102752B2 publication Critical patent/JP4102752B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/44—Arrangements for executing specific programs
    • G06F9/455—Emulation; Interpretation; Software simulation, e.g. virtualisation or emulation of application or operating system execution engines
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/32—Circuit design at the digital level
    • G06F30/33—Design verification, e.g. functional simulation or model checking

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Computer Hardware Design (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • Debugging And Monitoring (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Management, Administration, Business Operations System, And Electronic Commerce (AREA)
JP2003521942A 2001-08-14 2001-08-14 Ｖｃｄ−オン−デマンドのシステムおよび方法 Expired - Fee Related JP4102752B2 (ja)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
PCT/US2001/025558 WO2003017099A1 (fr) 2001-08-14 2001-08-14 Systeme et procede de vcd sur demande

Publications (2)

Publication Number Publication Date
JP2005500618A JP2005500618A (ja) 2005-01-06
JP4102752B2 true JP4102752B2 (ja) 2008-06-18

Family

ID=21742775

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003521942A Expired - Fee Related JP4102752B2 (ja) 2001-08-14 2001-08-14 Ｖｃｄ−オン−デマンドのシステムおよび方法

Country Status (7)

Country Link
EP (1) EP1417577A4 (fr)
JP (1) JP4102752B2 (fr)
KR (1) KR100928134B1 (fr)
CN (1) CN1308819C (fr)
CA (1) CA2420027C (fr)
IL (3) IL154481A0 (fr)
WO (1) WO2003017099A1 (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10808272B2 (en) 2014-04-02 2020-10-20 Prestige Biopharma Pte. Ltd. Method for preparing antibody through regulation of sugar content of antibody

Families Citing this family (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2005093575A1 (fr) * 2004-03-09 2005-10-06 Seiyang Yang Appareil de verification dynamique permettant d'obtenir une performance et une efficacite de verification elevees et procede de verification associe
JP2007305137A (ja) * 2006-05-12 2007-11-22 Samsung Electronics Co Ltd 分配された同時的シミュレーション
JP5926807B2 (ja) * 2012-09-06 2016-05-25 株式会社日立製作所 協調シミュレーション用計算機システム、組込みシステムの検証システム及び組込みシステムの検証方法
US9208008B2 (en) 2013-07-24 2015-12-08 Qualcomm Incorporated Method and apparatus for multi-chip reduced pin cross triggering to enhance debug experience
CN109426518B (zh) * 2017-08-29 2021-02-19 杭州旗捷科技有限公司 单核处理器设备的并行写码方法、电子设备、存储介质
CN109710536B (zh) * 2018-12-29 2022-03-18 湖北航天技术研究院总体设计所 一种自动提取fpga软件验证结果仿真波形的系统及方法
CN109740250B (zh) * 2018-12-29 2022-03-18 湖北航天技术研究院总体设计所 基于uvm的fpga软件验证结果仿真波形的获取方法和系统
CN111125975A (zh) * 2019-12-09 2020-05-08 思尔芯(上海)信息科技有限公司 一种fpga时分复用多路数据传输的方法、存储介质及终端
CN112486076B (zh) * 2020-12-08 2022-02-15 长光卫星技术有限公司 一种多fpga间时钟同步与复位同步系统
CN113342697B (zh) * 2021-07-19 2022-08-26 英韧科技(上海)有限公司 闪存转换层仿真测试系统及方法
US20240070345A1 (en) * 2022-08-30 2024-02-29 Rockwell Automation Technologies, Inc. Parallel emulation for controls testing

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6009256A (en) * 1997-05-02 1999-12-28 Axis Systems, Inc. Simulation/emulation system and method
JP3506202B2 (ja) * 1997-06-30 2004-03-15 住友電装株式会社 基板用コネクタ
US6083269A (en) 1997-08-19 2000-07-04 Lsi Logic Corporation Digital integrated circuit design system and methodology with hardware
US6249891B1 (en) 1998-07-02 2001-06-19 Advantest Corp. High speed test pattern evaluation apparatus
US6061283A (en) * 1998-10-23 2000-05-09 Advantest Corp. Semiconductor integrated circuit evaluation system
US6678645B1 (en) * 1999-10-28 2004-01-13 Advantest Corp. Method and apparatus for SoC design validation

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US10808272B2 (en) 2014-04-02 2020-10-20 Prestige Biopharma Pte. Ltd. Method for preparing antibody through regulation of sugar content of antibody

Also Published As

Publication number Publication date
IL154481A0 (en) 2003-09-17
CA2420027A1 (fr) 2003-02-27
EP1417577A4 (fr) 2009-08-26
IL154481A (en) 2008-03-20
EP1417577A1 (fr) 2004-05-12
KR100928134B1 (ko) 2009-11-25
IL160392A0 (en) 2004-07-25
CN1308819C (zh) 2007-04-04
CA2420027C (fr) 2012-01-03
WO2003017099A1 (fr) 2003-02-27
CN1491385A (zh) 2004-04-21
KR20040028598A (ko) 2004-04-03
JP2005500618A (ja) 2005-01-06

Similar Documents

Publication Publication Date Title
JP4125675B2 (ja) タイミングに鈍感なグリッチのない論理システムおよび方法
US6389379B1 (en) Converification system and method
US7512728B2 (en) Inter-chip communication system
US6785873B1 (en) Emulation system with multiple asynchronous clocks
US7480606B2 (en) VCD-on-demand system and method
US6321366B1 (en) Timing-insensitive glitch-free logic system and method
US6810442B1 (en) Memory mapping system and method
US6651225B1 (en) Dynamic evaluation logic system and method
US9195784B2 (en) Common shared memory in a verification system
US6754763B2 (en) Multi-board connection system for use in electronic design automation
US6134516A (en) Simulation server system and method
US6026230A (en) Memory simulation system and method
US6421251B1 (en) Array board interconnect system and method
US6009256A (en) Simulation/emulation system and method
JP4456420B2 (ja) ネットワークベースの階層エミュレーションシステム
US7366652B2 (en) Method of programming a co-verification system
KR100483636B1 (ko) 에뮬레이션및시뮬레이션을이용한설계검증방법및장치
JP4102752B2 (ja) Ｖｃｄ−オン−デマンドのシステムおよび方法

Legal Events

Date Code Title Description
A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20070115

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070416

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20070618

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070914

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A712

Effective date: 20071101

A911 Transfer to examiner for re-examination before appeal (zenchi)

Free format text: JAPANESE INTERMEDIATE CODE: A911

Effective date: 20080111

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20080229

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20080324

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110328

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120328

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130328

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130328

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140328

Year of fee payment: 6

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees