CA2145425C - Video parser and pipeline system including same and methods relating thereto - Google Patents

Abstract

A pipeline system includes a plurality of processing stages including a universal adaptation unit in the form of an interactive interfacing token for control and or data functions among the processing stages. The token is a CODING_STANDARD token for conditioning the system for processing in a selected one of a plurality of picture compression and decompression standards. A Huffman decoder and parser form one of the processing stages. A program handles a picture standard identified by the CODING_ STANDARD control token. The parser is reset to an address location corresponding to the location of the program upon receipt of the CODING STANDARD control token. A video parser for use with a multi-standard decoder includes a programmable state machine and functional blocks for receiving data tokens having data encoded by respectively different video standards. The functional blocks are coupled to one another and to the programmable state machine. The programmable state machine is thereby enabled for controlling the functional blocks to decode the data in the received data tokens and place the decoded data into new data tokens.

Description

DEMANDES OU BREVETS VOLUMtNEUX
LA PRESENTE PARTIE DE CETTE DEIUfANDE OU CE BREVET
COMPREND PLUS D'UN TOME.
CECI EST LE TOME ~ DE
NOTE. Pour tes tomes additioneis, veuiilez contacter 1e Bureau canadien des brevets JUMBO APPLICAZ'IONS/PATENTS

THAN ONE VOLUME
THtS IS VOLUME ,~_ OF
' NOTE: For additional volumes-pt~ase~contact the Canadian Patent Ofific~ .

VIDEO PARSER AND PIPELINE SYSTEM INCLUDING SAME AND METHODS
RELATING THERETO
BACKGROUND OF THE INVENTION
The present invention is directed to improvements ~ in methods and apparatus for decompression which operates to decompress and/or decode a plurality of differently encoded input signals. The i_L.lustrative embodiment chosen for description hereinafter relates to the decoding of a plurality of encoded picture standards. More specifically, this embodiment relates to the decoding of any one of the well known standards known as JPEG, MPEG and H.261.
A serial pipeline processing system of the present invention comprises a single two-wire bus used for carrying unique and specialized interactive interfacing tokens, in 1!~ the form of control tokens and data tokens, to a plurality of adaptive decompression circuits arid the like positioned as a reconfigurable pipeline processor.
Video compression/decompression systems are generally well-known in the art. However, such systems have generally been dedicated in design and use to a single compression standard. They have also suffered from a number of other inefficiencies and inflexibility in overall system and subsystem design and data flow management.
Examples of prior art systems and subsystems are 2!~ enumerated as follows:
One prior art system is described in United States Patent No. 5,216,724. The apparatus comprises a plurality of compute modules, in a preferred embodiment, for a total of four compute modules coupled in p<~rallel. Each of the compute modules has a processor, dual port memory, scratch pad memory, and an arbitration mechanism. A first bus couples the compute modules and a host processor. The device comprises a shared memory which is coupled to the host processor and to the compute modules with a second bus.
United States Patent No. 4,785,349 discloses a full motion color digital video signal that is compressed, formatted for transmission, recorded on compact disc media and decoded at conventional video frame rates. During compression, regions of a frame are individually analyzed to select optimum fill coding methods specific to each region.
Region decoding time estimates are made to optimize compression thresholds. Region descriptive codes conveying the size and locations of the regions are grouped together in a first segment of a data stream. Region fill codes conveying pixel amplitude indications for the regions are grouped together according to fill code type and placed in other segments of the data stream. The data stream segments are individually variable length coded according to their respective statistical distributions and formatted to form data frames. The number of bytes per frame is withered by the addition of auxiliary data determined by a reverse frame sequence analysis to provide an average number selected to minimize pauses of the compact disc during playback, thereby avoiding unpredictable seek mode latency periods characteristic of compact discs. A decoder includes a variable length decoder responsive to statistical information in the code stream for separately variable length decoding individual segments of the data stream. Region location data is derived from region descriptive data and applied with region fill codes to a plurality of region specific decoders selected by detection of the fill code type (e. g., relative, absolute, dyad and DPCM) and decoded region pixels are stored in a bit map for subsequent display.

United States Patent No. 4,922,341 discloses a method for scene-model-assisted reduction of image data for digital television signals, whereby a picture signal supplied at time is to be coded, whereby a predecessor frame from a scene already coded at time t-1 is present in an image store as a reference, and whereby the frame-to-frame information is composed of an amplification factor, a shift factor, and an adaptively acquired quad-tree division structure. Upon initialization of the system, a uniform, prescribed gray scale value or picture half-tone expressed as a defined luminance value is written into the image store of a coder at the transmitter and in the image store of a decoder at the receiver store, in the same way for all picture elements (pixels). Both the image store in the coder as well as the image store in the decoder are each operated with feed back to themselves in a manner such that the content of the image store in the coder and decoder can be read out in blocks of variable size, can be amplified with a factor greater than or less than 1 of the luminance and can be written back into the image store with shifted addresses, whereby the blocks of variable size are organized according to a known quad tree data structure.
United States Patent No. 5,122,875 discloses an apparatus for encoding/decoding an HDTV signal. The apparatus includes a compression circuit responsive to high definition video source signals for providing hierarchically layered codewords CW representing compressed video data and associated codewords T, defining the types of data represented by the codewords CW. A priority selection circuit, responsive to the codewords CW and T, parses the codewords CW into high and low priority codeword sequences wherein the high and low priority codeword sequences correspond to compressed video data of relatively greater and lesser importance to image reproduction respectively. A

transport processor, responsive to the high and low priority codeword sequences, forms high and low priority transport blocks of high and low priority codewords, respectively.
Each transport block includes a header, codewords CW and error detection check bits. The respective transport blocks are applied to a forward error check circuit for applying additional error check data. Thereafter, the high and low priority data are applied to a modem wherein quadrature amplitude modulates respective carriers for transmission.
United States Patent No. 5,146,325 discloses a video decompression system for decompressing compressed image data wherein odd and even fields of the video signal are independently compressed in sequences of intraframe and interframe compression modes and then interleaved for transmission. The odd and even fields are independently decompressed. During intervals when valid decompressed odd/even field data is not available, even/odd field data is substituted for the unavailable odd/even field data.
Independently decompressing the even and odd fields of data and substituting the opposite field of data for unavailable data may be used to advantage to reduce image display latency during system start-up and channel changes.
United States Patent No. 5,168,356 discloses a video signal encoding system that includes apparatus for segmenting encoded video data into transport blocks for signal transmission. The transport block format enhances signal recovery at the receiver by virtue of providing header data from which a receiver can determine re-entry points into the data stream on the occurrence of a loss or corruption of transmitted data. The re-entry points are maximized by providing secondary transport headers embedded within encoded video data in respective transport blocks.
United States Patent No. 5,168,375 discloses a method for processing a field of image data samples to provide for one or more of the functions of decimation, interpolation, and sharpening. This is accomplished by an array transform processor such as that employed in a JPEG compression system.
Blocks of data samples are transformed by the discrete even 5 cosine transform (DECT) in both the decimation and interpolation processes, after which the number of frequency terms is altered. In the case of decimation, the number of frequency terms is reduced, this being followed by inverse transformation to produce a reduced-size matrix of sample points representing the original block of data. In the case of interpolation, additional frequency components of zero value are inserted into the array of frequency components after which inverse transformation produces an enlarged data sampling set without an increase in spectral bandwidth. In the case of sharpening, accomplished by a convolution or filtering operation involving multiplication of transforms of data and filter kernel in the frequency domain, there is provided an inverse transformation resulting in a set of blocks of processed data samples. The blocks are overlapped followed by a savings of designated samples, and a discarding of excess samples from regions of overlap. The spatial representation of the kernel is modified by reduction of the number of components, for a linear-phase filter, and zero-padded to equal the number of samples of a data block, this being followed by forming the discrete odd cosine transform (DOCT) of the padded kernel matrix.
United States Patent No. 5,175,617 discloses a system and method for transmitting logmap video images through telephone line band-limited analog channels. The pixel organization in the logmap image is designed to match the sensor geometry of the human eye with a greater concentration of pixels at the center. The transmitter divides the frequency band into channels, and assigns one or two pixels to each channel, for example a 3KHz voice quality telephone °

'~ 2145425 line is divided into 768 channels spaced about 3.9Hz apart.
Each channel consists of two carrier waves in quadrature, so each channel can carry two pixels. Some channels are reserved for special calibration signals enabling the receiver to detect both the phase and magnitude of the received signal. If the sensor and pixels are connected directly to a bank of oscillators and the receiver can continuously receive each channel, then the receiver need not be synchronized with the transmitter. An FFT algorithm implements a fast discrete approximation to the continuous case in which the receiver synchronizes to the first frame and then acquires subsequent frames every frame period. The frame period is relatively low compared with the sampling period so the receiver is unlikely to lose frame synchrony once the first frame is detected. An experimental video telephone transmitted 4 frames per second, applied quadrature coding to 1440 pixel logmap images and obtained an effective data transfer rate in excess of 40,000 bits per second.
United States Patent No. 5,185,819 discloses a video compression system having odd and even fields of video signal that are independently compressed in sequences of intraframe and interframe compression modes. The odd and even fields of independently compressed data are interleaved for transmission such that the intraframe even field compressed data occurs midway between successive fields of intraframe odd field compressed data. The interleaved sequence provides receivers with twice the number of entry points into the signal for decoding without increasing the amount of data transmitted.
United States Patent No. 5,212,742 discloses an apparatus and method for processing video data for compression/decompression in real-time. The apparatus comprises a plurality of compute modules, in a preferred embodiment, for a total of four compute modules coupled in 2i4542~

parallel. Each of the compute modules has a processor, dual port memory, scratch-pad memory, and an arbitration' mechanism. A first bus couples the compute modules and host processor. Lastly, the device comprises a shared memory which is coupled to the host processor and to the compute modules with a second bus. The method handles assigning portions of the image for each of the processors to operate upon.
United States Patent No. 5,231,484 discloses a system and method for implementing an encoder suitable for use with the proposed ISO/IEC MPEG standards. Included are three cooperating components or subsystems that operate to variously adaptively pre-process the incoming digital motion video sequences, allocate bits to the pictures in a sequence, and adaptively quantize transform coefficients in different regions of a picture in a video sequence so as to provide optimal visual quality given the number of bits allocated to that picture.
United States Patent No. 5, 267, 334 discloses a method of removing frame redundancy in a computer system for a sequence of moving images. The method comprises detecting a first scene change in the sequence of moving images and generating a first keyframe containing complete scene information for a first image. The first keyframe is known, in a preferred embodiment, as a "forward-facing" keyframe or intraframe, and it is normally present in CCITT compressed video data. The process then comprises generating at least one intermediate compressed frame, the at least one intermediate compressed frame containing difference information from the first image for at least one image following the first image in time in the sequence of moving images. This at least one frame being known as an interframe. Finally, detecting a second scene change in the sequence of moving images and generating a second keyframe containing complete scene information for an '~ 2145425 image displayed at the time just prior to the second scene change, known as a "backward-facing" keyframe. The first keyframe and the at least one intermediate compressed frame are linked for forward play, and the second keyframe and the intermediate compressed frames are linked in reverse for reverse play. The intraframe may also be used for generation of complete scene information when the images are played in the forward direction. When this sequence is played in reverse, the backward-facing keyframe is used for the generation of complete scene information.
United States Patent No. 5,276,513 discloses a first circuit apparatus, comprising a given number of prior-art image-pyramid stages, together with a second circuit apparatus, comprising the same given number of novel motion-vector stages, perform cost-effective hierarchical motion analysis (HIKA) in real-time, with minimum system processing delay and/or employing minimum system processing delay and/or employing minimum hardware structure. Specifically, the first and second circuit apparatus, in response to relatively high-resolution image data from an ongoing input series of successive given pixel-density image-data frames that occur at a relatively high frame rate (e. g. , 30 frames per second) , derives, after a certain processing-system delay, an ongoing output series of successive given pixel-density vector-data frames that occur at the same given frame rate. Each vector-data frame is indicative of image motion occurring between each pair of successive image frames.
United States Patent No. 5,283,646 discloses a method and~apparatus for enabling a real-time video encoding system to accurately deliver the desired number of bits per frame, while coding the image only once, updates the quantization step size used to quantize coefficients which describe, for example, an image to be transmitted over a communications channel. The data is divided into sectors, each sector . . 214542 ' 9 including a plurality of blocks. The blocks are encoded, for example, using DCT coding, to generate a sequence of coefficients for each block. The coefficients can be quantized, and depending upon the quantization step, the number of bits required to describe the data will vary significantly. At the end of the transmission of each sector of data, the accumulated actual number of bits expended is compared with the accumulated desired number of bits expended, for a selected number of sectors associated with the particular group of data. The system then readjusts the quantization step size to target a final desired number of data bits for a plurality of sectors, for example describing an image. Various methods are described for updating the quantization step size and determining desired bit allocations.
The article, Chong, Yong M., A Data-Flow Architecture for Dictital Image Processincr, Wescon Technical Papers: No.
2 Oct./Nov. 1984, discloses a real-time signal processing system specifically designed for image processing. More particularly, a token based data-flow architecture is disclosed wherein the tokens are of a fixed one word width having a fixed width address field. The system contains a plurality of identical flow processors connected in a ring fashion. The tokens contain a data field, a control field and a tag. The tag field of the token is further broken down into a processor address field and an identifier field. The processor address field is used to direct the tokens to the correct data-flow processor, and the identifier field is used to label the data such that the data-f low processor knows what to do with the data. In this way, the identifier field acts as an instruction for the data-flow processor. The system directs each. token to a specific data-flow processor using a module number (MN). If the MN matches the MN of the particular stage, then the appropriate operations are performed upon the data. If unrecognized, the token is directed to an output data bus.
The article, Kimori, S, et al. An Elastic Pipeline Mechanism by Self-Timed Circuits, IEEE J. of Solid-State 5 Circuits, Vol. 23, No. 1, February 1988, discloses an elastic pipeline having self-timed circuits. The asynchronous pipeline comprises a plurality of pipeline stages. Each of the pipeline stages consists of a group of input data latches followed by a combinatorial logic circuit that carries out 10 logic operations specific to the pipeline stages. The data latches are simultaneously supplied with a triggering signal generated by a data-transfer control circuit associated with that stage. The data-transfer control circuits are interconnected to form a chain through which send and acknowledge signal lines control a hand-shake mode of data transfer between the successive pipeline stages.
Furthermore, a decoder is generally provided in each stage to select operations to be done on the operands in the present stage. It is also possible to locate the decoder in the preceding stage in order to pre-decode complex decoding processing and to alleviate critical path problems in the logic circuit. The elastic nature of the pipeline eliminates any centralized control since all the interworkings between the submodules are determined by a completely localized decision and, in addition, each submodule can autonomously perform data buffering and self-timed data-transfer control at the same time. Finally, to increase the elasticity of the pipeline, empty stages are interleaved between the occupied stages in order to ensure reliable data transfer between the stages.

Accordingly, those concerned with the design, development and use of video compression/decompression systems and related subsystems have long recognized a need for improved methods and apparatus px-oviding enhanced flexibility, efficiency and performance. Embodiments of the present invention can fulfill these needs.
SUMNfARY OF THE INVENTION
According to t:he present invention, there is provided a system for decoding video data comprising a Huffman decoder;
an index to data (ITOD) stage for processing index numbers generated by said Huffman decoder, including; a lookup table for converting said index numbers into Huffman decoded data; an arithmetic logic unit (ALU) for processing said Huffman decoded data, including counter: for counting through video data being decoded for providing arx output which includes picture start information, and data buffering means having a plurality of buffers for allowing changes in presentation rate and display rate of the video data being decoded, whereby time spread for video pictures of varying data size can be controlled.
Also according to the present invention, there is provided a spatial decoder system for video data comprising a Huffman decoder; an index to data and an arithmetic logic unit;
a two-wire interface interconnecting processing stages; means for generating a contro7_ signal for controlling processing of a block of data signals, and means for transmitting said control signal concurrently with said block of data signals via said interface, thereby enab7_ing serial processing for data and parallel processing for control.
Also according to the present invention, there is provided a spatial decoder system for video data comprising a Huffman decoder; an index to data and an arithmetic logic unit;
a ROM having separate stored programs for each of a plurality of picture standards, said programs being selectable by a token, whereby processing for a plurality of picture standards is facilitated.
Also according to the present, invention there is provided a spatial decoder system for video data comprising a Huffman decoder; an index to data and an arithmetic logic unit;
a token formatter for formatting tokens, whereby DATA tokens are created.
Also according to the present invention, there is provided a spatial decoder system for video data comprising a Huffman decoder; an index to data and an arithmetic logic unit;
a two-wire interface interconnecting processing stages, means for generating a contro7_ signal for controlling processing of a block of data signals, means for transmitting said control signal concurrently with said block of data signals via said interface, thereby enab7_ing serial processing for data and parallel processing for control, a microcode ROM having separate stored program: for each of a plurality of picture standards, said program: being selectable by a token; and a token formatter for formatting tokens, whereby processing for a plurality of picture standards is facilitated and DATA tokens are created.
Also according to the present invention, there is provided a video data dE:coding system comprising: a Huffman decoder including a decoding stage and an Index to Data stage;
and a parser stage for :ending an instruction to said Index to Data stage to select tables needed for a particular identified coding standard, said parser stage indicating whether the arriving data is inverted or not.

12a According to t:he present invention there is further provided a pipeline system comprising: a plurality of processing stages; a universal adaptation unit in the form of an interactive interfacing token for control and or data functions among said processing stages, said token being a CODING STANDARD token for conditioning the system for processing in a selected one of a plurality of picture compression and decompression standards; a Huffman decoder and parser forming one of said processing stages; and a program for handling a picture standard identified by said CODING-STANDARD
control token, said par:~er being reset to an address location corresponding to the location of said program upon receipt of said CODING STANDARD control token.
According to t:he present invention there is further provided a video parser for use with a multi-standard decoder, said video parser comprising: a programmable state machine; and functional blocks for receiving data tokens having data encoded by respectively different video standards, the functional blocks coupled to one another and to the programmable state machine, said programmable state machine thereby enabled for controlling the functional blocks to decode the data in the received data tokens and place the decoded data into new data tokens.
According to t:he present invention there is further provided a method of implementing a pipeline system, said system comprising the steps of: connecting a plurality of processing stages; creating a universal adaptation unit in the form of an interactive ~_nterfacing token for control and or data functions among sa~_d progressing stages; conditioning the system with a CODING-STANDARD token for processing in a selected one of a pluraT_:ity of picture compression and decompression. standards; forming one of said processing stages with a Huffman decoder and parser; operating a program for 12b handling a picture standard identified by said CODING_STANDARD
control token; and resetsting said parser to an address location corresponding to the location of said program upon receipt of said CODING STANDARD cont=rol token.
According to t:he present invention, there is further provided a method of opE:rating a video parser for use with a multi-standard decoder, said method comprising the steps of:
programming a state machine for receiving data tokens;
receiving data tokens having data encoded by respectively different video standards; coupling a plurality of functional blocks to one another and to the state machine; enabling the state machine to control the functional blocks; employing the functional blocks to decode the data in the received data tokens; and placing the decoded data into new data tokens.
According to t:he present invention, there is further provided a pipeline system, including: a plurality of processing stages; a un_~versal adaptation unit in the form of an interactive token for control and or data functions among said processing stages, said token being a CODING-STANDARD
token for conditioning t:he system for processing in a selected one of a plurality of p_Lcture compression and decompression standards; anal at least one of said plurality of processing stages being a reconfigurable stage conditioned by the CODING STANDARD token to process the selected one of the plurality of picture compression and decompression standards.
Briefly, and _Ln general terms, embodiments of the present invention provide a system for decoding video data, having a Huffman decoder, an index to data (ITOD) stage, an arithmetic logic unit (ALU), and a data buffering means immediately following the system, whereby time spread for video pictures of varying data size can be controlled.

12c The system may include a spatial decoder having a two-wire interface intex-connecting processing stages, the interface enabling serial progressing for data and parallel processing for control.
The system may further include a ROM having separate stored programs for each of a plurality of picture standards, the programs being selectable by a token to facilitate processing for a plurality of different picture standards.
The spatial decoder system also includes a token formatter for formatting tokens, so that DATA tokens are created.
The system may also include a decoding stage and a parser stage for sending an instruction to the Index to Data Unit to select tables needed for a particular identified coding standard, the: parser stage indicating whether the arriving data is inverted or not. The tables may be arranged within a memory for enabling multiple use of the tables where appropriate.
Examples of embodiments of the present invention will now be described with reference to the accompanying drawings.

DESCRIPTION OF THE DRAWINGB
Figure. 1 illustrates six cycles of a six-stage pipeline for different combinations of two internal control signals;
Figures. 2a and 2b illustrate a pipeline in which each stage includes auxiliary data storage. They also show the manner in which pipeline stages can "compress" and "expand" in response to delays in the pipeline;
Figures. 3a(1) , 3a(2) , 3b(1) and 3b(2) illustrate the control of data transfer between stages of a preferred embodiment of a pipeline using a two-wire interface and a multi-phase clock;
Figure. 4 is a block diagram that illustrates a basic embodiment of a pipeline stage that incorporates a two-wire transfer control and also shows two consecutive pipeline processing stages with the two-wire transfer control;
Figures. 5a and 5b taken together depict one example of a timing diagram that shows the relationship between timing signals, input and output data, and internal control signals used in the pipeline stage as shown in Figure. 4;
Figure. 6 is a block diagram of one example of a pipeline stage that holds its state under the control of an extension bit;
Figure. 7 is a block diagram of a pipeline stage that decodes stage activation data words;
Figures. 8a and 8b taken together form a block diagram showing the use of the two-wire transfer control in an exemplifying "data duplication" pipeline stage;
Figures. 9a and 9b taken together depict one example of a timing diagram that shows the two-phase clock, the two-wire transfer control signals and the other internal data and control signals used in the exemplifying embodiment shown in Figures. 8a and 8b.
Figure 10 is a block diagram of a reconfigurable processing stage;

Figure 11 is a block diagram of a spatial decoder;
Figure 12 is a block diagram of a temporal decoder;
Figure 13 is a block diagram of a video formatter;
Figures 14a-c show various arrangements of memory blocks used in the present invention:
Figure 14a is a memory map showing a first arrangement of macroblocks;
Figure 14b is a memory map showing a second arrangement of macroblocks;
Figure 14c is a memory map showing a further arrangement of macroblocks;
Figure 15 shows a Venn diagram of possible table selection values;
Figure 16 shows the variable length of picture data used in the present invention;
Figure 17 is a block diagram of the temporal decoder including the prediction filters;
Figure 18 is a pictorial representation of the prediction filtering process;
Figure 19 shows a generalized representation of the macroblock structure;
Figure 20 shows a generalized block diagram of a Start Code Detector;
Figure 21 illustrates examples of start codes in a data stream;
Figure 22 is a block diagram depicting the relationship between the flag generator, decode index, header generator, extra word generator and output latches;
Figure 23 is a block diagram of the Spatial Decoder DRAM
interface;
Figure 24 is a block diagram of a write swing buffer;
Figure 25 is a pictorial diagram illustrating prediction data offset from the block being processed;
Figure 26 is a pictorial diagram illustrating prediction data offset by (1,1);
Figure 27 is a block diagram illustrating the Huffman decoder and parser state machine of the Spatial Decoder.
Figure 28 is a block diagram illustrating the prediction filter.

FIGQRES
Figure 29 shows a typical decoder system;

Figure 30 shows a JPEG still picture decoder;

Figure 31 shows a JPEG video decoder;

Figure 32 shows a multi-standard video decoder;

Figure 33 shows the start and the end of a token;

Figure 34 shows a token address and data fields;

Figure 35 shows a token on an interface wider than 8 bits;

Figure 36 shows a macroblock structure;

Figure 37 shows a two-wire interface protocol;

Figure 38 shows the location of external two-wire interfa ces;

Figure 39 shows clock propagation;

Figure 40 shows two-wire interface timing;

Figure 41 shows examples of access structure;

Figure 42 shows a read transfer cycle;

Figure 43 shows an access start timing;

Figure 44 shows an example access with two write transfe rs;

Figure 45 shows a read transfer cycle;

Figure 46 shows a write transfer cycle;

Figure 47 shows a refresh cycle;

Figure 48 shows a 32 bit data bus and a 256 kbit deep DRAMS row address);
(9 bit Figure 49 shows timing parameters for any strobe signal;

Figure 50 shows timing parameters between any two strobe signals;

Figure 51 shows timing parameters between a bus and a strob e;

Figure 52 shows timing parameters between a bus and a strob e;

Figure 53 shows an MPI read timing;

Figure 54 shows an MPI write timing;

Figure 55 shows organization of large integers in the mem ory map;

Figure 56 shows a typical decoder clock regime;

Figure 57 shows input clock requirements;

Figure 58 shows the Spatial Decoder;

Figure 59 shows the inputs and outputs of the input circuit ;

Figure 60 shows the coded port protocol;

Figure 61 shows the start code detector;

Figure 62 shows start codes detected and converted to Toke ns;

Figure 63 shows the start codes detector passing Tokens;

Figure 64 shows overlapping MPEG start codes (byte aligned );

,,~, 2145425 Figure 65 shows overlapping MPEG start codes (not byte aligned);

Figure 66 shows jumping between two video sequences;

Figure 67 shows a sequence of extra Token insertion;

Figure 68 shows decoder start-up control;

Figure 69 shows enabled streams queued before the output;

Figure 70 shows a spatial decoder buffer;

Figure 71 shows a buffer pointer;

Figure 72 shows a video demux;

Figure 73 shows a construction of a picture;

Figure 74 shows a construction of a 4:2:2 macroblock;

Figure 75 shows a calculating macroblock dimension from pel ones;

Figure 76 shows spatial decoding;

Figure 77 shows an overview of H.261 inverse quantization;

Figure 78 shows an overview of JPEG inverse quantization;

Figure 79 shows an overview of MPEG inverse quantization;

Figure 80 shows a quantization table memory map;

Figure 81 shows an overview of JPEG baseline sequential struct ure;

Figure 82 shows a tokenised JPEG picture;

Figure 83 shows a temporal decoder;

Figure 84 shows a picture buffer specification;

Figure 85 shows an MPEG picture sequence (m=3);

Figure 86 shows how "I" pictures are stored and output;

Figure 87 shows how "P" pictures are formed, stored and output;

Figure 88 shows how "B" pictures are formed and output;

Figure 89 shows P picture formation;

Figure 90 shows H.261 prediction formation;

Figure 91 shows an H.261 "sequence";

Figure 92 shows a hierarchy of H.261 syntax;

Figure 93 shows an H.261 picture layer;

Figure 94 shows an H.261 arrangement of groups of blocks;

Figure 95 shows an H.261 "slice" layer;

Figure 96 shows an H.261 arrangement of macroblocks;

Figure 97 shows an H.261 sequence of blocks;

Figure 98 shows an H.261 macroblock layer;

Figure 99 shows an H.261 arrangement of pels in blocks;

°

'~ 2145425 Figure 100 shows a hierarchy of MPEG syntax;

Figure 101 shows an MPEG sequence layer;

Figure 102 shows an MPEG group of pictures layer;

Figure 103 shows an MPEG picture layer;

Figure 104 shows an MPEG "slice" layer;

Figure 105 shows an MPEG sequence of blocks;

Figure 106 shows an MPEG macroblock layer;

Figure 107 shows an "open GOP";

Figure 108 shows examples of access structure;

Figure 109 shows access start timing;

Figure 110 shows a fast page read cycle;

Figure 111 shows a fast page write cycle;

Figure 112 shows a refresh cycle;

Figure 113 shows extracting row and column address from chip address;
a Figure 114 shows timing parameters for any strobe signal;

Figure 115 shows timing parameters between any two strobe signals;

Figure 116 shows timing parameters between a bus and a strobe;

Figure 117 shows timing parameters between a bus and a strobe;

Figure 118 shows a Huffman decoder and parser;

Figure 119 shows an H.261 and an MPEG AC Coefficient Decoding Flow Chart;

Figure 120 shows a block diagram for JPEG (AC and DC) coefficient decoding;

Figure 121 shows a flow diagram for JPEG (AC and DC) coefficient decoding;

Figure 122 shows an interface to the Huffman Token Formatter;

Figure 123 shows a token formatter block diagram;

Figure 124 shows an H.261 and an MPEG AC Coefficient Decoding;

Figure 125 shows the interface to the Huffman ALU;

Figure 126 shows the basic structure of the Huffman ALU;

Figure 127 shows the buffer manager;

Figure 128 shows an imodel and hsppk block diagram;

Figure 129 shows an imex state diagram;

Figure 130 illustrates the buffer start-up;

Figure 131 shows a DRAM interface;

Figure 132 shows a write swing buffer;

Figure 133 shows an arithmetic block;

Figure 134 shows an iq block diagram;

Figure 135 shows an iqca state machine;

Figure 136 shows an IDCT 1-D Transform Algorithm;

Figure 137 shows an IDCT 1-D Transform Architecture;

Figure 138 shows a token stream block diagram;

Figure 139 shows a standard block structure;

''~' 2145425 Figure 140 is a block diagram showing;

microprocessor test access;

Figure 141 shows 1-D Transform Micro-Architecture;

Figure 142 shows a temporal decoder block diagram;

Figure 143 shows the structure of a Two-wire interface stage;

Figure 144 shows the address generator block diagram;

Figure 145 shows the block and pixel offsets;

l0 Figure 146 shows multiple prediction filters;

Figure 147 shows a single prediction filter;

Figure 148 shows the 1-D prediction filter;

Figure 149 shows a block of pixels;

Figure 150 shows the structure of the read rudder;

Figure 151 shows the block and pixel offsets;

Figure 152 shows a prediction example;

Figure 153 shows the read cycle;

Figure 154 shows the write cycle;

Figure 155 shows the top-level registers block diagram with timing references;

Figure 156 shows the control for incrementing presentation numbers;

Figure 157 shows the buffer manager state machine (complete);

Figure 158 shows the state machine main loop;

Figure 159 shows the buffer 0 containing an SIF
(22 by 18 macrobl ocks) picture;

Figure 160 shows the SIF component 0 with a display window;

Figure 161 shows an example picture format showing storage block address;

Figure 162 shows a buffer 0 containing a SIF (22 by 18 macroblock s) picture;

Figure 163 shows an example address calculation;

Figure 164 shows a write address generation state machine;

Figure 165 shows a slice of the datapath;

Figure 166 shows a two cycle operation of the datapath;

Figure 167 shows mode 1 filtering;

Figure 168 shows a horizontal up-sampler datapath;

and Figure 169 shows the structure of the color-space converter.

In the ensuing description of the practice of the invention, the following terms are frequently used and are generally defined by the following glossary:
GLOSSARY
HLOCR: An 8-row by 8-column matrix of pels, or 64 DCT
coefficients (source, quantized or dequantized).
CHROMINANCE (COMPONENT): A matrix, block or single pel representing one of the two color difference signals related to the primary colors in the manner defined in the bit stream. The symbols used for the color difference signals are Cr and Cb.
CODED REPRESENTATION: A data element as represented in its encoded form.
CODED VIDEO HIT STREAM: A coded representation of a series of one or more pictures as defined in this specification.
CODED ORDER: The order in which the pictures are transmitted and decoded. This order is not necessarily the same as the display order.
COMPONENT: A matrix, block or single pel from one of the three matrices (luminance and two chrominance) that make up a picture.
COMPRESSION: Reduction in the number of bits used to represent an item of data.
DECODER: An embodiment of a decoding process.
DECODING (PROCE8S) : The process defined in this specification that reads an input coded bitstream and produces decoded pictures or audio samples.
DISPLAY ORDER: The order in which the decoded pictures are displayed. Typically, this is the same order in which they were presented at the input of the encoder.
ENCODING (PROCESS): A process, not specified in this specification, that reads a stream of input pictures or audio samples and produces a valid coded bitstream as defined in this specification.

INTRA CODING: Coding of a macroblock or picture that uses information only from that macroblock or picture.
LUMINANCE (COMPONENT): A matrix, block or single pel representing a monochrome representation of the signal and related to the primary colors in the manner defined in the bit stream. The symbol used for luminance is Y.
MACR08LOCR: The four 8 by 8 blocks of luminance data and the two ( f or. 4 : 2 : 0 chroma format ) f our ( f or 4 : 2 : 2 chroma format ) or eight (for 4:4:4 chroma format) corresponding 8 by 8 blocks of chrominance data coming from a 16 by 16 section of the luminance component of the picture. Macroblock is sometimes used to refer to the pel data and sometimes to the coded representation of the pel values and other data elements defined in the macroblock header of the syntax defined in this part of this specification. To one of ordinary skill in the art, the usage is clear from the context.
MOTION COMPENSATION: The use of motion vectors to improve the efficiency of the prediction of pel values. The prediction uses motion vectors to provide offsets into the past and/or future reference pictures containing previously decoded pel values that are used to form the prediction error signal.
MOTION VECTOR: A two-dimensional vector used for motion compensation that provides an offset from the coordinate position in the current picture to the coordinates in a reference picture.
NON-INTRA CODING: Coding of a macroblock or picture that uses information both from itself and from macroblocks and pictures occurring at other times.
PEL: Picture element.
PICTURE: Source, coded or reconstructed image data. A source or reconstructed picture consists of three rectangular matrices of 8-bit numbers representing the luminance and two chrominance signals. For progressive video, a picture is identical to a frame, while for interlaced video, a picture can refer to a frame, or the top field or the bottom field of the frame depending on the context.
PREDICTION: The use of a predictor to provide an estimate of the pel value or data element currently being decoded.
RECONFIGURABLE PROCESS STAGE (RPS): A stage, which in response to a recognized token, reconfigures itself to perform various operations.
SLICE: A series of macroblocks.
TOKEN: A universal adaptation unit in the form of an interactive interfacing messenger package for control and/or data functions.
START CODES (SYSTEM AND VIDEO : 32-bit codes embedded in a coded bitstream that are unique. They are used for several purposes including identifying some of the structures in the coding syntax.
VARIABLE LENGTH CODING; VLC: A reversible procedure for coding that assigns shorter code-words to frequent events and longer code-words to less frequent events.
VIDEO SEQUENCE: A series of one or more pictures.
Detailed Descriptions DESCRIPTION OF THE PREFERRED EMHODIMENT(8) As an introduction to the most general features used in a pipeline system which is utilized in the preferred embodiments of the invention, Fig. 1 is a greatly simplified 5 illustration of six cycles of a six-stage pipeline. (As is explained in greater detail below, the preferred embodiment of the pipeline includes several advantageous features not shown in Fig 1.).
Referring now to the drawings, wherein like reference 10 numerals denote like or corresponding elements throughout the various figures of the drawings, and more particularly to Fig. 1, there is shown a block diagram of six cycles in practice of the present invention. Each row of boxes illustrates a cycle and each of the different stages are 15 labelled A-F, respectively. Each shaded box indicates that the corresponding stage holds valid data, i.e., data that is to be processed in one of the pipeline stages. After processing (which may involve nothing more than a simple transfer without manipulation of the data) valid data is 20 transferred out of the pipeline as valid output data.
Note that an actual pipeline application may include more or fewer than six pipeline stages. As will be appreciated, the present invention may be used with any number of pipeline stages. Furthermore, data may be processed in more than one 25 stage and the processing time for different stages can differ.
In addition to clock and data signals (described below), the pipeline includes two transfer control signals -- a "VALID'' signal and an "ACCEPT" signal. These signals are used to control the transfer of data within the pipeline.
The VALID signal, which is illustrated as the upper of the two lines connecting neighboring stages, is passed in a forward or downstream direction from each pipeline stage to the nearest neighboring device. This device may be another pipeline stage or some other system. For example, the last pipeline stage may pass its data on to subsequent processing circuitry. The ACCEPT signal, which is illustrated as the lower of the two lines connecting neighboring stages, passes S in the other direction upstream to a preceding device.
A data pipeline system of the type used in the practice of the present invention has, in preferred embodiments, one or more of the following characteristics:
1. The pipeline is "elastic" such that a delay at a particular pipeline stage causes the minimum disturbance possible to other pipeline stages. Succeeding pipeline stages are allowed to continue processing and, therefore, this means that gaps open up in the stream of data following the delayed stage. Similarly, preceding pipeline stages may also continue where possible. In this case, any gaps in the data stream may, wherever possible, be removed from the stream of data.
2. Control signals that arbitrate the pipeline are organized so that they only propagate to the nearest neighboring pipeline stages. In the case of signals flowing in the same direction as the data flow, this is the immediately succeeding stage. In the case of signals flowing in the opposite direction to the data flow, this is the immediately preceding stage.
25 3. The data in the pipeline is encoded such that many different types of data are processed in the pipeline.
This encoding accommodates data packets of variable size and the size of the packet need not be known in advance.
4. The overhead associated with describing the type of data is as small as possible.
5. It is possible for each pipeline stage to recognize only the minimum number of data types that are needed far its required function. It should, however, still be able to pass all data types onto the succeeding stage even z~
though it does not recognize them. This enables communication between non-adjacent pipeline stages.
Although not shown in Fig. 1, there are data lines, either single lines or several parallel lines, which form a data bus that also lead into and out of each pipeline stage.
As is explained and illustrated in greater detail below, data is transferred into, out of, and between the stages of the pipeline over the data lines.
Note that the first pipeline stage may receive data and control signals from any form of preceding device. For example, reception circuitry of a digital image transmission system, another pipeline, or the like. On the other hand, it may generate itself, all or part of the data to be processed in the pipeline. Indeed, as is explained below, a "stage"
may contain arbitrary processing circuitry, including none at all (for simple passing of data) or entire systems (for example, another pipeline or even multiple systems or pipelines), and it may generate, change, and delete data as desired.
when a pipeline stage contains valid data that is to be transferred down the pipeline, the VALID signal, which indicates data validity, need not be transferred further than to the immediately subsequent pipeline stage. A two-wire interface is, therefore, included between every pair of pipeline stages in the system. This includes a two-wire interface between a preceding device and the first stage, and between a subsequent device and the last stage, if such other devices are included and data is to be transferred between them and the pipeline.
Each of the signals, ACCEPT and VALID, has a HIGH and a LOw value. These values are abbreviated as "H" and "L", respectively. The most common applications of the pipeline, in practicing the invention, will typically be digital. I.~.
such digital implementations, the HIGH value may, for example, be a logical "1" and the LOw value may be a logical "O". The system is not restricted to digital implementations, however, and in analog implementations, the HIGH value may be a voltage or other similar quantity above (or below) a set threshold, with the LOW value being indicated by the corresponding signal being below (or above) the same or some other threshold. For digital applications, the present invention may be implemented using any known technology, such as CMOS, bipolar etc.
It is not necessary to use a distinct storage device and wires to provide for storage of VALID signals. This is true even in a digital embodiment. All that is required is that the indication of "validity" of the data be stored along with the data. By way of example only, in digital television pictures that are represented by digital values, as specified in the international standard CCIR 601, certain specific values are not allowed. In this system, eight-bit bi~,ary numbers are used to represent samples of the picture and the values zero and 255 may not be used.
2o If such a picture were to be processed in a pipeline built in the practice of the present invention, then one of these values (zero, for example) could be used to indicate that the data in a specific stage in the pipeline is not valid.
Accordingly, any non-zero data would be deemed to be valid.
In this example, there is no specific latch that can be identified and said to be storing the "validness" of the associated data. Nonetheless, the validity of the data is stored along with the data.
As shown in Fig. 1, the state of the VALID signal into 3o each stage is indicated as an "H" or an "L" on an upper, right-pointed arrow. Therefore, the VALID signal from Stage A into Stage 8 is LOw, and the VALID signal from Stage D into Stage E is HIGH. The state of the ACCEPT signal into each stage is indicated as an "H" or an "L" on a lower, lef~.

r.. 2145425 pointing arrow. Hence, the ACCEPT signal from Stage E into Stage D is HIGH, whereas the ACCEPT signal from the device connected downstream of the pipeline into Stage F is LOW.
Data is transferred from one stage to another during a .. cycle (explained below) whenever the ACCEPT signal of the downstream stage into its upstream neighbor is HIGH. If the ACCEPT signal is LOW between two stages, then data is not transferred between these stages.
Referring again to Fig. 1, if a box is shaded, the l0 corresponding pipeline stage is assumed, by way of example, to contain valid output data. Likewise, the VALID signal which is passed from that stage to the following stage is HIGH. Fig. 1 illustrates the pipeline when stages B, D, and E contain va lid data. Stages A, C, and F do not contain 15 valid data. At the beginning, the VALID signal into pipeline stage A is HIGH, meaning that the data on the transmission line into the pipeline is valid.
Also at this time, the ACCEPT signal into pipeline stage F is LOw, so that no data, whether valid or not, is 20 transferred out of Stage F. Note that both valid and invalid data is transferred between pipeline stages. Invalid data, which is data not worth saving, may be written over, thereby, eliminating it from the.pipeline. However, valid data must not be written over since it is data that must be saved for 25 processing or use in a downstream device e.g., a pipeline stage, a device or a system connected to the pipeline that receives data from the pipeline.
In the pipeline illustrated in Fig. 1, Stage E contains valid data D1, Stage D contains valid data D2, Stage B
contains valid data D3, and a device (not shown) connected to the pipeline upstream contains data D4 that is to be transferred into and processed in the pipeline. Stages B, D
and E, in addition to the upstream device, contain valid data and, therefore, the VALID signal from these stages or devices into their respective following devices is HIGH. The VALID
signal from the Stages A, C and F is, however, LOW since these stages do not contain valid data.
Assume now that the device connected downstream from the 5 pipeline is not ready to accept data from the pipeline. The device signals this by setting the corresponding ACCEPT
signal LOW into Stage F. Stage F itself, however, does not contain valid data and is, therefore, able to accept data from the preceding Stage E. Hence, the ACCEPT signal from '.0 Stage F into Stage E is set HIGH.
Similarly, Stage E contains valid data and Stage F is ready to accept this data. Hence, Stage E can accept new data as long as the valid data D1 is first transferred to Stage F. In other words,. although Stage F cannot transfer 15 data downstream, all the other stages can do so without any valid data being overwritten or lost. At the end of Cycle 1, data can, therefore, be "shifted" one step to the right.
':his condition is shown in Cycle 2.
In the illustrated example, the downstream device is still 2o not ready to accept new data in Cycle 2 and, therefore, the ACCEPT signal into Stage F is still LOW. Stage F cannot, therefore, accept new data since doing so would cause valid data D1 to be overwritten and lost. The ACCEPT signal from Stage F into Stage E, therefore, goes LOW, as does the ACCEPT
25 signal from Stage E into Stage D since Stage E also contains valid data D2. All of the Stages A-D, however, are able to accept new data (either because they do not contain valid data or because they are able to shift their valid data downstream and accept new data) and they signal this ccndition to their immediately preceding neighbors by setting their corresponding ACCEPT signals HIGH.
The state of the pipelines after Cycle 2 is illustrated i~
Fig. 1 for the row labelled Cycle 3. By way of example, it is assumed that the downstream device is still not ready to accept new data from Stage F (the ACCEPT signal into Stage F
is LOW). Stages E and F, therefore, are still "blocked", but in Cycle 3, Stage D has received the valid data D3, which has overwritten the invalid data that was previously in this stage. Since Stage D cannot pass on data D3 in Cycle 3, it cannot accept new data and , theref ore , sets the ACCEPT s igna 1 into Stage C LOW. However, stages A-C are ready to accept new data and signal this by setting their corresponding ACCEPT signals HIGH. Note that data D4 has been shifted from to Stage A to Stage B.
Assume now that the downstream device becomes ready to accept new data in Cycle 4. It signals this to the pipeline by setting the ACCEPT signal into Stage F HIGH. Although Stages C-F contain valid data, they can now shift the data downstream and are, thus, able to accept new data. Since each stage is therefore able to shift data one step downstream, they set their respective ACCEPT signals out HIGH.
As long as the ACCEPT signal into the final pipeline stage (in this example, Stage F) is HIGH, the pipeline shown in Fig. 1 acts as a rigid pipeline and simply shifts data one step downstream on each cycle. Accordingly, in Cycle 5, data D1, which was contained in Stage F in Cycle 4, is shifted out of the pipeline to the subsequent device, and all other data is shifted one step downstream.
Assume now, that the ACCEPT signal into Stage F goes LOW
in Cycle 5. Once again, this means that Stages D-F are not able to accept new data, and the ACCEPT signals out of these stages into their immediately preceding neighbors go LOW.
3o Hence, the data D2, D3 and D4 cannot shift downstream, however, the data D5 can. The corresponding state of the pipeline after Cycle 5 is, thus, shown in Fig. 1 as Cycle 6.
The ability of the pipeline, in accordance with the preferred embodiments of the present invention, to "fill up"

empty processing stages is highly advantageous since the processing stages in the pipeline thereby become decouple from one another. In other words, even though a pipeline stage may not be ready to accept data, the entire pipeline does not have to stop and wait for the delayed stage.
Rather, when one stage is unable to accept valid data it simply forms a temporary "wall" in the pipeline.
Nonetheless, stages downstream of the "wall" can continue to advance valid data even to circuitry connected to the 1o pipeline, and stages to the left of the "wall" can still accept and transfer valid data downstream. Even when several pipeline stages temporarily cannot accept new data, other stages can continue to operate normally. In particular, the pipeline can continue to accept data into its initial stage i5 A as long as stage A does not already contain valid data that cannot be advanced due to the next stage not being ready to accept new data. As this example illustrates, data can be transferred into the pipeline and between stages even when one or more processing stages is blocked.
20 In the embodiment shown in Fig. 1, it is assumed that the various pipeline stages do not store the ACCEPT signals they receive from their immediately following neighbors. Instead, whenever the ACCEPT signal into a downstream stage goes LOW, this LOW signal is propagated upstream as far as the nearest 25 pipeline stage that does not contain valid data. For example, referring to Fig. 1, it was assumed that the ACCEPT
signal into Stage F goes LOW in Cycle 1. In Cycle 2, the Low signal propagates from Stage F back to Stage D.
In Cycle 3, when the data D3 is latched into Stage D, the o ACCEPT signal propagates upstream four stages to Stage C.
when the ACCEPT signal into Stage F goes HIGH in Cycle 4, it must propagate upstream all the way to Stage C. In other words, the change in the ACCEPT signal must propagate back four stages. It is not necessary, however, in the embodiment illustrated in Fig. 1, for the ACCEPT signal to propagate all the way back to the beginning of the pipeline if there is some intermediate stage that is able to accept new data.
In the embodiment illustrated in Fig. 1, each pipeline stage will still need separate input and output data latches to allow data to be transferred between stages without unintended overwriting. Also, although the pipeline illustrated in Fig. 1 is able to "compress" when downstream pipeline stages are blocked, i.e., they cannot pass on the to data they contain, the pipeline does not "expand" to provide stages that contain no valid data between stages that do contain valid data. Rather, the ability to compress depends on there being cycles during which no valid data is presented to the first pipeline stage.
In Cycle 4, for example, if the ACCEPT signal into Stage F remained LOw and valid data filled pipeline stages A and B, as long as valid data continued to be presented to Stage A
the pipeline would not be able to compress any further and valid input data could be lost. Nonetheless, the pipeline 2o illustrated in Fig. 1 reduces the risk of data loss since ~t is able to compress as long as there is a pipeline stage that does not contain valid data.
Fig. 2 illustrates another embodiment of the pipeline that can both compress and expand in a logical manner and which includes circuitry that limits propagation of the ACCEPT
signal to the nearest preceding stage. Although t::e circuitry for implementing this embodiment is explained ar,d illustrated in greater detail below, Fig. 2 serves to illustrate the principle by which it operates.
For ease of comparison only, the input data and ACCEPT
signals into the pipeline embodiment shown in Fig. 2 are t::e same as in the pipeline embodiment shown in Fig. '..
Accordingly, stages E, D and B contain valid data D1, D2 a:-, D3, respectively. The ACCEPT signal into Stage F is LOw; s~.~

data D4 is presented to the beginning pipeline Stage A. In Fig. 2, three lines are shown connecting each neighboring pair of pipeline stages. The uppermost line, which may be a bus, is a data line. The middle line is the line over which S the VALID signal is transferred, while the bottom line is the line over which the ACCEPT signal is transferred. Also, as before, the ACCEPT signal into Stage F remains LOW except in Cycle 4. Furthermore, additional data D5 is presented to the pipeline in Cycle 4.
1o In Fig. 2, each pipeline stage is represented as a block divided into two halves to illustrate that each stage in this embodiment of the pipeline includes primary and secondary data storage elements. In Fig. 2, the primary data storage is shown as the right half of each stage. However, it will 15 be appreciated that this delineation is for the purpose of illustration only and is not intended as a limitation.
As Fig. 2 illustrates, as long as the ACCEPT signal into a stage is HIGH, data is transferred from the primary storage elements of the stage to the secondary storage elements of the following stage during any given cycle. Accordingly, although the ACCEPT signal into Stage F is LOW, the ACCEPT
signal into all other stages is HIGH so that the data D1, D2 and D3 is shifted forward one stage in Cycle 2 and the data D4 is shifted into the first Stage A.
25 Up to this point, the pipeline embodiment shown in Fig. 2 acts in a manner similar to the pipeline embodiment shown in Fig. 1. The ACCEPT signal from Stage F into Stage E, however, is HIGH even though the ACCEPT signal into Stage F
is LOW. As is explained below, because of the secondary ~G storage elements, it is not necessary for the LOW ACCEPT
signal to propagate upstream beyond Stage F. Moreover, by leaving the ACCEPT signal into Stage E HIGH, Stage F signals that it is ready to accept new data. Since Stage F is not able to transfer the data D1 in its primary storage elements downstream (the ACCEPT signal into Stage F is LOW) in Cycie 3, Stage E must, therefore, transfer the data D2 into the secondary storage elements of Stage F. Since both the primary and the secondary storage elements of Stage F now contain valid data that cannot be passed on, the ACCEPT
signal from Stage F into Stage E is set LOW. Accordingly, this represents a propagation of the LOW ACCEPT signal back only one stage relative to Cycle 2, whereas this ACCEPT
signal had to be propagated back all the way to Stage C in l0 the embodiment shown in Fig. 1.
Since Stages A-E are able to pass on their data, the ACCEPT signals from the stages into their immediately preceding neighbors are set HIGH. Consequently, the data D3 and D4 are shifted one stage to the right so that, in Cycle 15 4, they are loaded into the primary data storage elements of Stage E and Stage C, respectively. Although Stage E now contains valid data D3 in its primary storage elements, its secondary storage elements can still be used to store other data without risk of overwriting any valid data.
Assume now, as before, that the ACCEPT signal into Stage F becomes HIGH in Cycle 4. This indicates that the downstream device to which the pipeline passes data is ready to accept data from the pipeline. Stage F, however, has set its ACCEPT signal LOw and, thus, indicates to Stage E that 25 Stage F is not prepared to accept new data. Observe that the ACCEPT signals for each cycle indicate what will "happen" in the next cycle, that is, whether data will be passed on (ACCEPT HIGH) or whether data must remain in place (ACCEPT
LOW) . Therefore, from Cycle 4 to Cycle 5, the data D1 is passed from Stage F to the following device, the data D2 is shifted from secondary to primary storage in Stage F, but the data C3 in Stage E is not transferred to Stage F. The data D~ and D5 can be transferred into the following pipeline stages as normal since the following stages have their ACCEPT

''~ 2i45~25 signals HIGH.
Comparing the state of the pipeline in Cycle 4 and Cycle it can be seen that the provision of secondary storage eleme~~ts, enables the pipeline embodiment shown in Fig. 2 to S expand, that is, to free up data storage elements into which valid data can be advanced. For example, in Cycle 4, the data blocks D1, D2 and D3 form a "solid wall" since their data cannot be transferred until the ACCEPT signal into Stage F goes HIGH. Once this signal does become HIGH, however, data D1 is shifted out of the pipeline, data D2 is shifted into the primary storage elements of Stage F, and the secondary storage elements of Stage F become free to accept new data if the following device is not able to receive the data D2 and the pipeline must once again "compress." This is shown in Cycle 6, for which the data D3 has been shifted into the secondary storage elements of Stage F and the data D4 has been passed on from Stage D to Stage E as normal.
Figs. 3a(1) , 3a(2) , 3b(1) and 3b(2) (which are referred to collectively as Fig. 3) illustrate generally a preferred ?0 embodiment of the pipeline. This preferred embodiment implements the structure shown in Fig. 2 using a two-phase, non-overlapping clock with phases a0 and al. Although a two phase clock is preferred, it will be appreciated that it is also possible to drive the various embodiments of the invention using a clock with more than two phases.
As shown in Fig. 3, each pipeline stage is represented as having two separate boxes which illustrate the primary and secondary storage elements. Also, although the VALID signal and the data lines connect the various pipeline stages as before, for ease of illustration, only the ACCEPT signal is shown in Fig. 3. A change of state during a clock phase of certain of the ACCEPT signals is indicated in Fig. 3 using an upward-pointing arrow for changes from LOW to HIGH.
~1~;~larly, a downward-pointing arrow for changes from HIGH to 2i~~~2~

LOW. Transfer of data from one storage element to another is indicated by a large open arrow. It is assumed that the :'ALID signal out of the primary or secondary storage elements of any given stage is HIGH whenever the storage elements contain valid data.
In Fig. 3, each cycle is shown as consisting of a full period of the non-overlapping clock phases o0 and o1. As is explained in greater detail below, data is transferred from the secondary storage elements (shown as the left box in each 1o stage) to the primary storage elements (shown as the right box in each stage) during clock cycle al, whereas data is transferred from the primary storage elements of one stage to the secondary storage elements of the following stage during the clock cycle o0. Fig. 3 also illustrates that the primary 15 and secondary storage elements in each stage are further connected via an internal acceptance line to pass an ACCEPT
signal in the same manner that the ACCEPT signal is passed from stage to stage. In this way, the secondary storage element will know when it can pass its date to the primary 20 storage element.
Fig. 3 shows the of phase of Cycle 1, in which data D1, D2 and D3, which were previously shifted into the secondary storage elements of Stages E, D and 8, respectively, are shifted into the primary storage elements of the respective 2~ stage. During the of phase of Cycle 1, the pipeline, therefore, assumes the same configuration as is shown as Cycle 1 of Fig. 2. As before, the ACCEPT signal into Stage F is assumed to be LOW. As Fig. 3 illustrates, however, this means that the ACCEPT signal into the primary storage element of Stage F is LOW, but since this storage element does not contain valid data, it sets the ACCEPT signal into its secondary storage element HIGH.
The ACCEPT signal from the secondary storage elements o~
Stage F into the primary storage elements of Stage E is also ~- 2145425 set HIGH since the secondary storage elements of Stage F do not contain valid data. As before, since the primary storage elements of Stage F are able to accept data, data in all the upstream primary and secondary storage elements can be shifted downstream without any valid data being overwritten.
The shift of data from one stage to the next takes place during the next o0 phase in Cycle 2. For example, the valid data D1 contained in the primary storage element of Stage E
is shifted into the secondary storage element of Stage F, the to data D4 is shifted into the pipeline, that is, into the secondary storage element of Stage A, and so forth.
The primary storage element of Stage F still does not contain valid data during the e0 phase in Cycle 2 and, therefore, the ACCEPT signal from the primary storage ?5 elements into the secondary storage elements of Stage F
remains HIGH. During the 01 phase in Cycle 2, data can therefore be shifted yet another step to the right, i.e., from the secondary to the primary storage elements within each stage.
2o However, once valid data is loaded into the primary storage elements of Stage F, if the ACCEPT into Stage F from the downstream device is still LOW, it is not possible to shift data out of the secondary storage element of Stage F
without overwriting and destroying the valid data D1. The 25 ACCEPT signal from the primary storage elements into the secondary storage elements of Stage F therefore goes LOw.
Data D2, however, can still be shifted into the secondary storage of Stage F since it did not contain valid data and its ACCEPT signal out was HIGH.
During the e1 phase of Cycle 3, it is not possible to shift data D2 into the primary storage elements of Stage F, although data can be shifted within all the previous stages.
Once valid data is loaded into the secondary storage eler..e.~..s of Stage F, however, Stage F is not able to pass on .....s 214~~z~

data. It signals this event setting its ACCEPT signal out LOW.
Assuming that the ACCEPT signal into Stage F remains LOW, data upstream of Stage F can continue to be shifted between stages and within stages on the respective clock phases until the next valid data block D3 reaches the primary storage elements of Stage E. As illustrated, this condition is reached during the of phase of Cycle 4.
During the o0 phase of Cycle 5, data D3 has been loaded into the primary storage element of Stage E. Since this data cannot be shifted further, the ACCEPT signal out of the primary storage elements of Stage E is set LOW. Upstream data can be shifted as normal.
Assume now, as in Cycle 5 of Fig. 2, that the device connected downstream of the pipeline is able to accept pipeline data. It signals this event by setting the ACCEPT
signal into pipeline Stage F HIGH during the al phase of Cycle 4. The primary storage elements of Stage F can now shift data to the right and they are also able to accept new data. Hence, the data D1 was shifted out during the al phase of Cycle 5 so that the primary storage elements of Stage F no longer contain data that must be saved. During the al phase of Cycle 5, the data D2.is, therefore, shifted within Stage F from the secondary storage elements to the primary storage elements. The secondary storage elements of Stage F are also able to accept new data and signal this by setting the ACCEPT
signal into the primary storage elements of Stage E HIGH.
During transfer of data within a stage, that is, from its secondary to its primary storage elements, both sets of storage elements will contain the same data, but the data in ~he secondary storage elements can be overwritten with no data loss since this data will also be held in the primary storage elements. The same holds true for data transfer from the primary storage elements of one stage into the seccndary Ai ~i1 2145425 storage elements of a subsequent~stage.
Assume now, that the ACCEPT signal into the primary storage elements of Stage F goes LOW during the of phase in Cycle S. This means that Stage F is not able to transfer the data D2 out of the pipeline. Stage F, consequently, sets the ACCEPT signal from its primary to its secondary storage elements LOW to prevent overwriting of the valid data D2.
The data D2 stored in the secondary storage elements of Stage F, however, can be overwritten without loss, and the data D3, 1~ is therefore, transferred into the secondary storage elements of Stage F during the o0 phase of Cycle 6. Data D4 and DS
can be shifted downstream as normal. Once valid data D3 is stored in Stage F along with data D2, as long as the ACCEPT
signal into the primary storage elements of Stage F is LOW, neither of the secondary storage elements can accept new data, and it signals this by setting the ACCEPT signal into Stage E LOW.
when the ACCEPT signal into the pipeline from the downstream device changes from LOW to HIGH or vice versa, 2~ this change does not have to propagate upstream within the pipeline further than to the immediately preceding storage elements (within the same stage or within the preceding pipeline stage). Rather, this change propagates upstream ~.~ithin the pipeline one storage element block per clock 25 phase.
As this example illustrates, the concept of a "stage" in the pipeline structure illustrated in Fig. 3 is to some extent a matter of perception. Since data is transferred within a stage (from the secondary to the primary storage 3C ele.~,,ents) as it is between stages (from the primary storage ele:~,ents of the upstream stage into the secondary storage elements of the neighboring downstream stage), one could just as well consider a stage to consist of "primary" storage elements followed by "secondary storage elements" instead cf as illustrated in Fig. 3. The concept of "primary" and "se,condary" storage elements is, therefore, mostly a question of labeling. In Fig. 3, the "primary" storage elements can also be referred to as "output" storage elements, since they are the elements from which data is transferred out of a stage into a following stage or device, and the "secondary"
storage elements could be "input" storage elements for the same stage.
In explaining the aforementioned embodiments, as shown in to Figs. 1-3, only the transfer of data under the control of the ACCEPT and VALID signals has been mentioned. It is to be further understood that each pipeline stage may also process the data it has received arbitrarily before passing it between its internal storage elements or before passing it to 15 the following pipeline stage. Therefore, referring once again to Fig. 3, a pipeline stage can, therefore, be defined as the portion of the pipeline that contains input and output storage elements and that arbitrarily processes data stored in its storage elements.
20 Furthermore, the "device" downstream from the pipeline Stage F, need not be some other type of hardware structure, but rather it can be another section of the same or part of another pipeline. As illustrated below, a pipeline stage can set its ACCEPT signal LOW not only when all of the downstream 25 storage elements are filled with valid data, but also when a stage requires more than one clock phase to finish processing its data. This also can occur when it creates valid data in one or bath of its storage elements. In other words, it is not necessary for a stage simply to pass on the ACCEPT signal 3~ based on whether or not the immediately downstream storage elements contains valid data that cannot be passed on.
Rather, the ACCEPT signal itself may also be altered within the stage or, by circuitry external to the stage, in order to control the passage of data between adjacent storage ~z elements. The VALID signal may also be processed in an analogous manner.
A great advantage of the two-wire interface (one wire for each of the VALID and ACCEPT signals) is its ability to control the pipeline without the control signals needing to propagate back up the pipeline all the way to its beginning stage. Referring once again to Fig. 1, Cycle 3, for example, although stage F "tells" stage E that it cannot accept data, and stage E tells stage D, and stage D tells stage C.
Indeed, if there had been more stages containing valid data, then this signal would have propagated back even further along the pipeline. In the embodiment shown in Fig. 3, Cycle 3, the LoW ACCEPT signal is not propagated any further upstream than to Stage E and, then, only to its primary storage elements.
As described below, this embodiment is able to achieve this flexibility without adding significantly to the silicon area that is required to implement the design. Typically, each latch in the pipeline used for data storage requires 2o only a single extra transistor (which lays out very efficiently in silicon). In addition, two extra latches and a small number of gates are preferably added to process the ACCEPT and VALID signals that are associated with the data latches in each half-stage.
Fig. 4 illustrates a hardware structure that implements a stage as shown in Fig. 3.
By way of example only, it is assumed that eight-bit data is to be transferred (with or without further manipulation in optional combinatorial logic circuits) in parallel through the pipeline. However, it will be appreciated that either -bore or less than eight-bit data can be used in practicing the invention. Furthermore, the two-wire interface in accordance with this embodiment is, however, suitable for use with any data bus width, and the data bus width may even ''' 2~4542~

change from one stage to the next if a particular application so requires. The interface in accordance with this embodiment can also be used to process analog signals.
As discussed previously, while other conventional timing arrangements may be used, the interface is preferably controlled by a two-phase, non-overlapping clock. In Figs.
4-9, these clock phase signals are referred to as PHO and PH1. In Fig. 4, a line is shown for each clock phase signal.
Input data enters a pipeline stage over a multi-bit data bus IN-DATA and is transferred to a following pipeline stage or to subsequent receiving circuitry over an output data bus OUT_DATA. The input data is first loaded in a manner described below into a series of input latches (one for each input data signal) collectively referred to as LDIN, which constitute the secondary storage elements described above.
In the illustrated example of this embodiment, it is assumed that the Q outputs of all latches follow their D
inputs, that is, they are "loaded", when the clock input is HIGH, i.e., at a logic "1" level. Additionally, t'~e Q
outputs hold their last values. In other words, the Q
outputs are "latched" on the falling edge of their respective clock signals. Each latch has for its clock either one of two non-overlapping clock signals PHO or PH1 (as shown in Fig. S), or the logical AND combination of one of these clock signals PHO, PHl and one logic signal. The invention works equally well, however, by providing latches that latch on the rising edges of the clock signals, or any other known latching arrangement, as long as conventional methods are applied to ensure proper timing of the latching operations.
The output data from the input data latch LDIN passes via an arbitrary and optional combinatorial logic circuit B1, which may be provided to convert output data from input larch LDIN into intermediate data, which is then later loaded in an output data latch LDOUT, which comprises the primary storage '~'' 214545 elements described above. The output from the output data latch LDOUT may similarly pass through an arbitrary and optional combinatorial logic circuit B2 before being passed onward as OL'T_DATA to the next device downstream. This may S be another pipeline stage or any other device connected to the pipeline.
In the practice of the present invention, each stage of the pipeline also includes a validation input latch LVIN, a validation output latch LVOUT, an acceptance input latch LAIN, and an acceptance output latch LAOUT. Each of these four latches is, preferably, a simple, single-stage latch.
The outputs from latches LVIN, LVOUT, LAIN and LAOUT are, respectively, QVIN, QVOUT, QAIN, QAOUT. The output signal QVIN from the validation input latch is connected either directly as an input to the validation output latch LVOUT, or via intermediate logic devices or circuits that may alter the signal.
Similarly, the output validation signal QVOUT of a given stage may be connected either directly to the input of the validation input latch QVIN of the following stage, or via intermediate devices or logic circuits, which may alter the validation signal. This output QVIN is also connected to a logic gate (to be described below) , whose output is connected to the input of the acceptance input latch LAIN. The output QAOUT from the acceptance output latch LAOUT is connected to a similar logic gate (described below), optionally via another logic gate.
As shown in Fig. 4, the output validation signal QVOLT
forms an oUT_VALID sigma that can be received by subsequent stages as an INVALID signal, or simply to indicate valid data to subsequent circuity connected to the pipeline. The readiness of the following circuit or stage to accept data is indicated to each stage as the signal OUT-ACCEPT, which is connected as the input to the acceptance output latch LAOL;T, =. 214~42~
preferably via logic circuitry,~~which is described below.
Similarly, the output QAOUT of the acceptance output latch LAOUT is connected as the input to the acceptance input latch LAIN, preferably via logic circuitry, which is described 5 below.
In practicing the present invention, the output signals QVIN, QVOL'T from the validation latches LVIN, LVOUT are combined with the acceptance signals QAOUT, OUT_ACCFPT, respectively, to form the inputs to the acceptance latches l0 LAIN, LAOL'T, respectively. In the embodiment illustrated in Fig. .~, these input signals are formed as the logical NAND
combination of the respective validation signals QVIN, QVOUT, with the logical inverse of the respective acceptance output signals QAOUT, OUT-ACCEPT. Conventional logic gates, NAND1 15 and NAND2, perform the NAND operation, and the inverters I;d'J1, INV2 form the logical inverses of the respective acceptance signals.
As is well known in the art of digital design, the output from a NAND gate is a logical "1" when any or all of its 20 input signals are in the logical "0" state. The output from a HAND gate is, therefore, a logical "0" only when all of its inputs are in the logical "1" state. Also well known in the art, is that the output of a digital inverter such as INV1 is a logical "1" when its input signal is a "0" and is a "0"
25 when its input signal is a "1"
The inputs to the NAND gate NAND1 are, therefore, QVIN and NOT (QAOUT), where "NOT" indicates binary inversion. Using known techniques, the input to the acceptance latch LAIN can be resolved as follows:
30 NAND(Q'JIN,NOT(QAOL'T)) - NOT(QVIN) OR QAOUT
In other words, the combination of the inverter INV1 and the HAND gate NAND1 is a logical "1" either when the signal QVIN is a "0" or the signal QAOUT is a "1", or both. The gate NANDl and the inverter INV1 can, therefore, be implemented by a single OR gate that has one of its inputs tied directly to the QAOUT output of the acceptance latch LAOUT and its other input tied to the inverse of the output signal QVIN of the validation input latch LVIN.
As is well known in the art of digital design, many latches suitable for use as the validation and acceptance latches may have two outputs, Q and NOT(Q), that is, Q and its logical inverse. If such latches are chosen, the one input to the OR gate can, therefore, be tied directly to the NOT(Q) output of the validation latch LVIN. The gate NAND1 and the inverter INV1 can be implemented using well known conventional techniques. Depending on the latch architecture used, however, it may be more efficient to use a latch without an inverting output, and to provide instead the gate NAND1 and the inverter INV1, both of which also can be implemented efficiently in a silicon device. Accordingly, any known arrangement may be used to generate the Q signal and/or its logical inverse.
The data and validation latches LDIN, LDOUT, LVIN and LVOUT, load their respective data inputs when both clock signals (PHO at the input side and PH1 at the output side) and the output from the acceptance latch of the same side are logical "1". Thus, the clock signal (PHO for the input latches LDIN and LVIN) and the output of the respective acceptance latch (in this case, LAIN) are used in a logical AND manner and data is loaded only when they are both logical nln.
In particular applications, such as CMOS implementations of the latches, the logical AND operation that controls the leading (via the illustrated CK or enabling "input") of the latches can be implemented easily in a conventional manner by connecting the respective enabling input signals (for example, PHO and QAIN for the latches LVIN and LDIN), to the gates of MOS transistors connected in series in the input lines of the latches. Consequently, is necessary to provide an actual logic AND gate, which might cause problems of timing due to propagation delay in high-speed applications.
The AND gate shown in the figures, therefore, only indicates the logical function to be performed in generating the enable signals of the various latches.
Thus, the data latch LDIN loads input data only when PHO
and QAIN are both "1". It will latch this data when either of these two signals goes to a "0".
1o Although only one of the clock phase signals PHO or PH1, is used to clock the data and validation latches at the input (and output) side of the pipeline stage, the other clock phase signal is used, directly, to clock the acceptance latch at the same side. In other words, the acceptance latch on either side (input or output) of a pipeline stage is preferably clocked "out of phase" with the data and validation latches on the same side. For example, PH1 is used to clock the acceptance input latch, although PHO is used in generating the clock signal CK for the data latch LDIN and the validation latch LVIN.
As an example of the operation of a pipeline augmented by the two-wire validation and acceptance circuitry assume that no valid data is initially presented at the input to the circuit, either from a preceding pipeline stage, or from a transmission device. In other words, assume that the validation input signal INVALID to the illustrated stage has not gone to a "1" since the system was most recently reset.
Assume further that several clock cycles have taken place since the system was last reset and, accordingly, the ;.ircuitry has reached a steady-state condition. The validation input signal QVIN from the validation latch L~'IN
is, therefore, loaded as a "0" during the next positive period of the clock PHO. The input to the acceptance input latch LAIN (via the gate NAND1 or another equivalent gate;, ,., 2145425 is, therefore, loaded as a "1" during the next positive period of the clock signal PH1. In other words, since the data in the data input latch LDIN is not valid, the stage signals that it is ready to accept input data (since it does not hold any data worth saving).
In this example, note that the signal IN ACCEPT is used to enable the data and validation latches LDIN and LVIN. Since the signal IN-ACCEPT at this time is a "1", these latches effectively work as conventional transparent latches so that whatever data is on the IN_DATA bus simply is loaded into the data latch LDIN as soon as the clock signal PHO goes to a "1". Of course, this invalid data will also be loaded into the next data latch LDOUT of the following pipeline stage as long as the output QAOUT from its acceptance latch is a "1".
Hence, as long as a data latch does not contain valid data, it accepts or "loads" any data presented to it during the next positive period of its respective clock signal. On the other hand, such invalid data is not loaded in any stage for which the acceptance signal from its corresponding acceptance latch is low (that is, a "0"). Furthermore, the output signal from a validation latch (which forms the validation input signal to the subsequent validation latch) remains a "0" as long as the corresponding INVALID (or QVIN) signal to the validation latch is low.
when the input data to a data latch is valid, the validation signal INVALID indicates this by rising to a "1" .
The output of the corresponding validation latch then rises to a "1" on the next rising edge of its respective clock phase signal. For example, the validation input signal Q~'I~:
of latch LVIN rises to a "1" when its corresponding IN_VAL1D
signal goes high (that is, rises to a "1") on the next risi~g edge of the clock phase signal PHO.
Assume now, instead, that the data input latch LL~v contains valid data. If the data output latch LDOC,'T is rea~.~

.~ 49 214~42~
to accept new data, its acceptance signal QAOUT will be a "1". In this case, during the next positive period of the clock signal PH1, the data latch LDOUT and validation latch LvOt'T will be enabled, and the data latch LDOUT will load the data present at its input. This will occur before the next rising edge of the other clock signal PHO, since the clock signals are non-overlapping. At the next rising edge of PHO, the preceding data latch (LDIN) will, therefore, not latch in new input data from the preceding stage until the data output latch LDOUT has safely latched the data transferred from the latch LDIN.
Accordingly, the same sequence is followed by every adjacent pair of data latches (within a stage or between adjacent stages) that are able to accept data, since they will be operating based on alternate phases of the clock.
Any data latch that is not ready to accept new data because it contains valid data that cannot yet be passed, will have an output acceptance signal (the QA output from its acceptance latch LA) that is LOW, and its data latch LDIN or LDOL;T ~Nill not be loaded. Hence, as long as the acceptance signal (the output from the acceptance latch) of a given stage or side (input or output) of a stage is LOW, its corresponding data latch will not be loaded.
Fig. 4 also shows a reset feature included in a preferred embodiment. In the illustrated example, a reset signal NOTRESETO is connected to an inverting reset input R
(inversion is hereby indicated by a small circle, as is conventional) of the validation output latch LVOUT. As is well known, this means that the validation latch LVOUT will be forced to output a "0" whenever the reset signal NOTRESETO
becones a "0" . One advantage of resetting the latch when the reset signal goes low (becomes a "0") is that a break in transmission will reset the latches. They will then be in their "null" or reset state whenever a valid transmission 21~542~
begins and the reset signal goes HIGH. The reset signal NOTRESETO, therefore, operates as a digital "ON/OFF" switch, such that it must be at a HIGH value in order to activate the pipeline.
Note that it is not necessary to reset all of the latches that hold valid data in the pipeline. As depicted in Fig. 4, the validation input latch LVIN is not directly reset by the reset signal NOTRESETO, but rather is reset indirectly.
Assume that the reset signal NOTRESETO drops to a "0". The to validation output signal QVOUT also drops to a "0"
regardless of its previous state, whereupon the input to the acceptance output latch LAOUT (via the gate NAND1) goes HIGH.
The acceptance output signal QAOUT also rises to a "1". This QAOUT value of "1" is then, transferred as a "1" to the input 1~ of the acceptance input latch LAIN regardless of the state of the validation input signal QVIN. The acceptance input signal QAIN then rises to a "1" at the next rising edge of the clock signal PHl. Assuming that the validation signal I:~_'vALID has been correctly reset to a "0", then upon the 20 subsequent rising edge of the clock signal PHO, the output from the validation latch LVIN will become a "0", as it would have done if it had been reset directly.
As this example illustrates, it is only necessary to reset the validation latch in only one side of each stage 25 (including the final stage) in order to reset all validation latches. In fact, in many applications, it will not be necessary to reset every other validation latch: If the reset signal NOTRESETO can be guaranteed to be low during more than one complete cycle of both phases PHO, PH1 of the 30 clock, then the "automatic reset" (a backwards propagation of the reset signal) will occur for validation latches in preceding pipeline stages. Indeed, if the reset signal is held low for at least as many full cycles of both phases of the clock as there are pipeline stages, it will only be ''~'~ 2145425 necessary to directly reset the validation output latch in the final pipeline stage.
Figs. 5a and 5b (referred to collectively as Fig. 5) illustrate a timing diagram showing the relationship between the non-overlapping clock signals PHO, PH1, the effect of the reset signal, and the holding and transfer of data for the different permutations of validation and acceptance signals into and between the two illustrated sides of a pipeline stage configured in the embodiment shown in Fig. 4. In the example illustrated in the timing diagram of Fig. 5, it has been assumed that the outputs from the data latches LDIN, LDOUT are passed without further manipulation by intervening logic blocks B1, B2. This is by way of example and not necessarily by way of limitation. It is to be understood that any combinatorial logic structures may be included between the data latches of consecutive pipeline stages, or between the input and output sides of a single pipeline stage. The actual illustrated values for the input data (for example the HEX data words "aa" or "04") are also merely 2o illustrative. As is mentioned above, the input data bus may have any width (and may even be analog), as long as the data latches or other storage devices are able to accommodate and latch or store each bit or value of the input word.
Pretsrrsd Data structure - '~toksns~~
In the sample application shown in Fig. 4, each stage processes all input data, since there is no control circuitry that excludes any stage from allowing input data to pass through its combinatorial logic block B1, B2, and so forth.
T.o provide greater flexibility, the present inventio.~.
includes a data structure in which "tokens" are used to distribute data and control information throughout the system. Each token consists of a series of binary bias separated into one or more blocks of token words.

Furthermore, the bits fall into one of three types: address bits (A), data bits (D), or an extension bit (E). Assume by way of example and, not necessarily by way of limitation, that data is transferred as words over an 8-bit bus with a 1-bit extension bit line. An example of a four-word token is, in order of transmission:
First word: E A A A D D D D D

Second word: E D D D D D D D D

Third word: E D D D D D D D D

Fourth word: E D D D D D D D D

Note that the extension bit E is used as an addition (preferably) to each data word. In addition, the address f field can be of variable length and is preferably transmitted just after the extension bit of the first word.
Tokens, therefore, consist of one or more words of (binary) digital data in the present invention. Each of these words is transferred in sequence and preferably in parallel, although this method of transfer is not necessary:
serial data transfer is also possible using known techniques.
For example, in a video parser, control information is transmitted in parallel, whereas data is transmitted serially.
As the example illustrates, each token has, preferably at the start, an address field (the string of A-bits) that identifies the type of data that is contained in the token.
In most applications, a single word or portion of a word is sufficient to transfer the entire address field, but this is not necessary in accordance with the invention, so long as logic circuitry is included in the corresponding pipeline stages that is able to store some representation of partial address fields long enough for the stages to receive and decode the entire address field.

214 42~
.'...,.
~3 Note that no dedicated wires or registers are required to transmit the address field. It is transmitted using the data bits. As is explained below, a pipeline stage will not be slowed down if it is not intended to be activated by the particular address field, i.e., the stage will be able to pass along the token without delay.
The remainder of the data in the token following the address field is not constrained by the use of tokens. These D-data bits may take on any values and the meaning attached 1~~ to these bits is of no importance here. That is, the meaning of the data can vary, for example, depending upon where the data is positioned within the system at a particular point in time. The number of data bits D appended after the address field can be as long or as short as required, and the number 1~ of data words in different tokens may vary greatly. The address field and extension bit are used to convey control signals to the pipeline stages. Because the number of words in the data field (the string of D bits) can be arbitrary, as can be the information conveyed in the data field can also vary accordingly. The explanation below is, therefore, directed to the use of the address and extension bits.
In the present invention, tokens are a particularly useful data structure when a number of blocks of circuitry are connected together in a relatively simple configuration. The simplest configuration is a pipeline of processing steps.
For example, in the one shown in Fig. 1. The use of tokens, however, is not restricted to use on a pipeline structure.
Assume once again that each box represents a complete pipeline stage. In the pipeline of Fig. 1, data flows fro-.
30 yeft to right in the diagram. Data enters the machine a:,d passes into processing Stage A. This may or may not :~odif.,~
the data and it then passes the data to Stage B. T:-.e ~~odification, if any, may be arbitrarily complicated and, ...
general, there will not be the same number of data v~t°--.s 2145~2~

flowing into any stage as flow out. Stage B modifies the data again and passes it onto Stage C, and so forth. In a scheme such as this, it is impossible for data to flow in the opposite direction, so that, for example, Stage C cannot pass S data to Stage A. This restriction is often perfectly acceptable.
On the other hand, it is very desirable for Stage A to be able to communicate information to Stage C even though there is no direct connection between the two blocks. Stage A and ~0 C com~~unication is only via Stage B. One advantage of the tokens is their ability to achieve this kind of communication. Since any processing stage that does not recognize a token simply passes it on unaltered to the next block.
15 According to this example, an extension bit is transmitted along with the address and data fields in each token so that a processing stage can pass on a token (which can be of arbitrary length) without having to decode its address at all. lccording to this example, any token in which the ~J extension bit is HIGH (a "1") is followed by a subsequent word which is part of the same token. This word also has an extension bit, which .indicates whether there is a further token word in the token. When a stage encounters a token word whose extension bit is LOW (a "0"), it is known to be 25 the last word of the token. The next word is then assumed to be the first word of a new token.
Note that although the simple pipeline of processing stages is particularly useful, it will be appreciated that tokens may be applied to more complicated configurations of 3C processing elements. An example of a more complicated processing element is described below.
It is not necessary, in accordance with the present invention, to use the state of the extension bit to signal the last word of a given token by giving it an extension big set to "0". One alternative tp.the. preferred scheme is to move the extension bit so that it indicates the first word of a token instead of the last. This can be accomplished with appropriate changes in the decoding hardware.
The advantage of using the extension bit of the present invention to signal the last word in a token rather than the first, is that it is often useful to modify the behavior of a block of circuitry depending upon whether or not a token has extension bits. An example of this is a token that l0 activates a stage that processes video quantization values stored in a quantization table (typically a memory device).
For example, a table containing 64 eight-bit arbitrary binary integers.
In order to load a .new quantization table into the 15 quantizer stage of the pipeline, a "QUANT TABLE" token is sent to the quantizer. In such a case the token, for example, consists of 65 token words. The first word contains the code "QUANT_TABLE", i.e., build a quantization table.
This is followed by 64 words, which are the integers of the 20 quantization table.
when encoding video data, it is occasionally necessary to transmit such a quantization table. In order to accomplish this function, a QUANT_TABLE token with no extension words can be sent to the quantizer stage. On seeing this token, 25 and noting that the extension bit of its first word is LOW, the quantizer stage can read out its quantization table and construct a QUANT_TABLE token which includes the 64 quantization table values. The extension bit of the first word (which was LOW) is changed so that it is HIGH and the 30 token continues, with HIGH extension bits, until the new end of the token, indicated by a LOW extension bit on the sixty fourth quantization table value. This proceeds in the typical way through the system and is encoded into the bit stream.

Continuing with the example, the quantizer may either load a new quantization table into its own memory device or read out its table depending on whether the first word of the QC'ANT TABLE token has its extension bit set or not.
The choice of whether to use the extension bit to signal the first or last token word in a token will, therefore, depend on the system in which the pipeline will be used.
Both alternatives are possible in accordance with the invention.
Another alternative to the preferred extension bit scheme is to include a length count at the start of the token. Such an arrangement may, for example, be efficient if a token is very long. For example, assume that a typical token in a given application is 1000 words long. Using the illustrated extension bit scheme (with the bit attached to each token word), the token would require 1000 additional bits to contain all the extension bits. However, only ten bits would be required to encode the token length in binary form.
Although there are, therefore, uses for long tokens, experience has shown that there are many uses for short tokens. Here the preferred extension bit scheme is advantageous. If a token is only one word long, then only one bit is required to signal this. However, a counting scheme would typically require the same ten bits as before.
Disadvantages of a length count scheme include the following: 1) it is inefficient for short tokens; 2) it places a maximum length restriction on a token (with only ten bits, no more than 1023 words can be counted); 3) the length of a token must be known in advance of generating the count JO (which is presumably at the start of the token); 4) every block of circuitry that deals with tokens would need to be provided with hardware to count words; and 5) if the count should get corrupted (due to a data transmission error) it ~s not clear whether recovery can be achieved.

>>
The advantages of the extension bit scheme in accordance with the present invention include: 1) pipeline stages need not include a block of circuitry that decodes every token since unrecognized tokens can be passed on correctly by considering only the extension bit; 2) the coding of the extension bit is identical for all tokens; 3) there is no limit placed on the length of a token; 4) the scheme is efficient (in terms of overhead to represent the length of the token) for short tokens; and 5) error recovery is naturally achieved. If an extension bit is corrupted then one random token will be generated (for an extension bit corrupted from "1" to "0") or a token will be lost (extension bit corrupted "0" to "1"). Furthermore, the problem is localized to the tokens concerned. After that token, correct operation is resumed automatically.
In addition, the length of the address field may be varied. This is highly advantageous since it allows the most common tokens to be squeezed into the minimum number ef words. This, in turn, is of great importance in video data pipeline systems since it ensures that all processing stages can be continuously running at full bandwidth.
In accordance to the present invention, in order to allow variable length address fields, the addresses are chosen so that a short address followed by random data can never be 2~ confused with a longer address. The preferred technique for encoding the address field (which also serves as the "code"
for activating an intended pipeline stage) is the well-known technique first described by Huffman, hence the common name "Huffman Code". Nevertheless, it will be appreciated by one of ordinary skill in the art, that other coding schemes may also be successfully employed.
Although Huffman encoding is well understood in the field of digital design, the following example provides a general background:

214~4~~
Huffman codes consist of words made up of a string of symbols (in the context of digital systems, such as the present invention, the symbols are usually binary digits).
The code words may have variable length and the special property of Huffman code words is that a code word is chosen so that none of the longer code words start with the symbols that form a shorter code word. In accordance with the invention, token address fields are preferably (although not necessarily) chosen using known Huffman encoding techniques.
Also in the present invention, the address field preferably starts in the most significant bit (MSB) of the first word token. (Note that the designation of the MSB is arbitrary and that this scheme can be modif ied to accommodate various designations of .the MSB.) The address field continues through contiguous bits of lesser significance.
If, in a given application, a token address requires pore than one token word, the least significant bit in any given word the address field will continue in the most significant bit of the next word. The minimum length of the address field is one bit.
Any of several known hardware structures can be used to generate the tokens used in the present invention. One such structure is a microprogrammed state machine. However, known microprocessors or other devices may also be used.
The principle advantage of the token scheme in accordance with the present invention, is its adaptability to unanticipated needs. For example, if a new token is introduced, it is most likely that this will affect only a small number of pipeline stages. The most likely case is that only two stages or blocks of circuitry are affected, i.e., the one block that generates the tokens in the fi=st place and the block or stage that has been newly designed ~_ modified to deal with this new token. Note that it is ...._ necessary to modify any other pipeline stages. Rather, t~==e will be able to deal with the new token without modification to their designs because they will not recognize it and will, accordingly, pass that token on unmodified.
This ability of the present invention to leave substantially existing designed devices unaffected has clear advantages. It may be possible to leave some semiconductor chips in a chip set completely unaffected by a design improvement in some other chips in the set. This is advantageous both from the perspective of a customer and from that of a chip manufacturer. Even if modifications mean that all chips are affected by the design change (a situation that becomes increasingly likely as levels of integration progress so that the number of chips in a system drops) there will still be the considerable advantage of better time-to-market than can be achieved, since the same design can be reused.
In particular, note the situation that occurs when it becomes necessary to extend the token set to include two word addresses. Even in this case, it is still not necessary to modify an existing design. Token decoders in the pipeline stages will attempt to decode the first word of such a token and will conclude that it does not recognize the token. It will then pass on the token unmodified using the extension bit to perform this operation correctly. It will not attempt to decode the second word of the token (even though this contains address bits) because it will "assume" that the second word is part of the data field of a token that it does not recognize.
In many cases, a pipeline stage or a connected block of circuitry will modify a token. This usually, but not necessarily, takes the form of modifying the data field of a token. In addition, it is common for the number of data words in the token to be modified, either by removing certain data words or by adding new ones. In some cases, tokens are rer..oved entirely from the token stream.

.~ 60 2145425 In most applications, pipeline stages will typically only decode (be activated by) a few tokens; the stage does not recognize other tokens and passes them on unaltered. In a urge number of cases, only one token is decoded, the DATA
Token word itself.
In many applications, the operation of a particular stage will depend upon the results of its own past operations. The "state" of the stage, thus, depends on its previous states.
In other words, the stage depends upon stored state information, which is another way of saying it must retain some information about its own history one or more clock cycles ago. The present invention is well-suited for use in pipelines that include such "state machine" stages, as well as for use in applications in which the latches in the data path are simple pipeline latches.
The suitability of the two-wire interface, in accordance with the present invention, for such "state machine" circuits is a significant advantage of the invention. This is especially true where a data path is being controlled by a state machine. In this case, the two-wire interface technique above-described may be used to ensure that the "current state" of the machine stays in step with the data which it is controlling in the pipeline.
Fig. 6 shows a simplified block diagram of one example of circuitry included in a pipeline stage for decoding a token address field. This illustrates a pipeline stage that has the characteristics of a "state machine". Each word of a token includes an "extension bit" which is HIGH if there are ;,lore words in the token or LOW if this is the last word of the token. If this is the last word of a taken, the next valid data word is the start of a new token and, therefore, its address must be decoded. The decision as to whether or not to decode the token address in any given word, thus, depends upon knowing the value of the previous extension bit.

For the sake of simplicity only, the two-wire interface (with the acceptance and validation signals and latches) is not illustrated and all details dealing with resetting the circuit are omitted. As before, an 8-bit data word is S assumed by way of example only and not by way of limitation.
This exemplifying pipeline stage delays the data bits and the extension bit by one pipeline stage. It also decodes the DATA Token. At the point when the first word of the DATA
Token is presented at the output of the circuit, the signal "DATA ADDR" is created and set HIGH. The data bits are delayed by the latches LDIN and LDOUT, each of which is repeated eight times for the eight data bits used in this example (corresponding to an 8-input, 8-output latch).
Similarly, the extension bit is delayed by extension bit latches LEIN and LEOUT.
In this example, the latch LEPREV is provided to store the most recent state of the extension bit. The value of the extension bit is loaded into LEIN and is then loaded into LEOUT on the next rising edge of the non-overlapping clock phase signal PH1. Latch LEOUT, thus, contains the value of the current extension bit, but only during the second half of the non-overlapping, two-phase clock. Latch LEPREV, however, loads this extension bit value on the next rising edge of the clock signal PHO, that is, the same signal that enables the extension bit input latch LEIN. The output QEPREV of the latch LEPREV, thus, will hold the value of the extension bit during the previous PHO clock phase.
The five bits of the data word output from the inverting Q output, plus the non-inverted MD[2), of the latch LDIN are combined with the previous extension bit value QEPREV in a series of logic gates NAND1, NAND2, and NOR1, whose operations are well known in the art of digital design. The designation "N MD[m) indicates the logical inverse of bit of the mid-data word MD[7:0). Using known techniques of .. 6z 214425 Boolean algebra, it can be shown that the output signal SA
from this logic block (the output from NOR1) is HIGH (a "1") only when the previous extension bit is a "O" (QPREV="O") and the data word at the output of the non-inverting Q latch (the original input word) LDIN has the structure "OOOOOlxx", that is, the f ive high-order bits MD [ 7 ] -MD [ 3 J bits are all "0" and the bit MD[2] is a "1" and the bits in the Zero-one positions have any arbitrary value.
There are, thus, four possible data words (there are four l0 permutations of "xx") that will cause SA and, therefore, the output of the address signal latch LADDR to whose input SA is connected, to become HIGH. In other words, this stage provides an activation signal (DATA_ADDR = "1") only when one of the four possible proper tokens is presented and only when the previous extension bit was a zero, that is, the previous data word was the last word in the previous series of token words, which means that the current token word is the first one in the current token.
When the signal QPREV from latch LEPREV is LOW, the value at the output of the latch LDIN is therefore the first word of a new token. The gates NAND1, NAND2 and NOR1 decode the DATA token (OOOOOlxx). This address decoding signal SA is, however, delayed in latch LADDR so that the signal DATA-ADDR
has the same t iming as the output data OUT-DATA and OUT_EXTN .
Fig. 7 is another simple example of a state-dependent pipeline stage in accordance with the present invention, which generates the signal LAST_OUT-EXTN to indicate the value of the previous output extension bit OUT-EXTN. One of the two enabling signals (at the CK inputs) to the present :0 and last extension bit latches, LEOUT and LEPRE'~', respectively, is derived from the gate AND1 such that these latches only load a new value for them when the data is val«
and is being accepted (the Q outputs are HIGH from the output validation and acceptance latches LVOUT and LAOt':, ,h.
214' 4'~ 5 respectively). In this way, they, only hold valid extension bits and are not loaded with spurious values associated with data that is not valid. In the embodiment shown in Fig. 7, the two-wire valid/accept logic includes the OR1 and OR2 gates with input signals consisting of the downstream acceptance s ignals and the inver t in~x output of the va 1 ida t ion latches LVIN and LVOUT, respectively. This illustrates one way in which the gates NAND1/2 and INV1/2 in Fig. 4 can be replaced if the latches have inverting outputs.
to Although this is an extremely simple example of a "state-dependent" pipeline stage, i.e., since it depends on the state of only a single bit, it is generally true that all latches holding state information will be updated only when data is actually transferred between pipeline stages. In 15 other words, only when the data is both valid and being accepted by the next stage. Accordingly, care must be taken to ensure that such latches are properly reset.
The generation and use of tokens in accordance with ..~:e present invention, thus, provides several advantages over 2o known encoding techniques for data transfer through a pipeline.
First, the tokens, as described above, allow for variable length address fields (and can utilize Huffman coding for example) to provide efficient representation of commcn 2~ tokens.
Second, consistent encoding of the length of a token allows the end of a token (and hence the start of the next token) to be processed correctly (including simple nor,-manipulative transfer), even if the token is not recognized by the token decoder circuitry in a given pipeline stage.
Third, rules and hardware structures for the handling ~~
unrecognized tokens (that is, for passing them on unmodified) allow communication between one stage and a downstream stsge that is not its nearest neighbor in the pipeline. This ~1.~~

increases the expandability and efficient adaptability of the pipeline since it allows for future changes in the token set without requiring large scale redesigning of existing pipeline stages. The tokens of the present invention are particularly useful when used in conjunction with the two-wire interface that is described above and below.
As an example of the above, Figs. 8a and 8b, taken together (and referred to collectively below as Fig. 8), depict a block diagram of a pipeline stage whose function is as follows. If the stage is processing a predetermined token (known in this example as the DATA token), then it will duplicate every word in this token with the exception of the first one, which includes the address field of the DATA
token. If, on the other hand, the stage is processing any other kind of token, it will delete every word. The overall effect is that, at the output, only DATA Tokens appear and each word within these tokens is repeated twice.
Many of the components of this illustrated system may be the same as those described in the much simpler structures 2,~ shown in Figs. 4, 6, and 7. This illustrates a significant advantage. More complicated pipeline stages will still enjoy the same benefits of flexibility and elasticity, since the same two-wire interface may be used with little or no adaptation.
2~ The data duplication stage shown in Fig. 8 is merely one example of the endless number of different types of operations that a pipeline stage could perform in any given application. This "duplication stage" illustrates, however, a stage that can form a "bottleneck", so that the pipeline according to this embodiment will "pack together".
:: "bottleneck" can be any stage that either takes a relatively long time to perform its operations, or that creates more data in the pipeline than it receives. This example also illustrates that the two-wire accept; valid interface according to this embodiment can be adapted very easily to different applications.
The duplication stage shown in Fig. 8 also has two latches LEIN and LEOUT that, as in the example shown in Fig. 6, latch the state of the extension bit at the input and at the output of the stage, respectively. As Fig. 8a shows, the input extension latch LEIN is clocked synchronously with the input data latch LDIN and the validation signal INVALID.
For ease of reference, the various latches included in the duplication stage are paired below with their respective output signals:
In the duplication stage, the output from the data latch LDIN forms intermediate data referred to as MID_DATA. This intermediate data word is loaded into the data output latch LDOUT only when an intermediate acceptance signal (labeled "MID ACCEPT" in Fig. 8a) is set HIGH.
The portion of the circuitry shown in Fig. 8 below the acceptance latches LAIN, LAOUT, shows the circuits that are added to the basic pipeline structure to generate the various internal control signals used to duplicate data. These include a "DATA_TOKEN" signal that indicates that the circuitry is currently processing a valid DATA Token, and a NCT_DUPLICATE signal which is used to control duplication of data. When the circuitry is processing a DATA Token, the NOT_DUPLICATE signal toggles between a HIGH and a LOW state and this causes each word in the token to be duplicated once (but no more times). When the circuitry is not processing a valid DATA Token then the NOT_DUPLICATE signal is held in a HIGH state. Accordingly, this means that the token words that are being processed are not duplicated.
As Fig. 8a illustrates, the upper six bits of 8-bit intermediate data word and the output signal QI1 from the latch LI1 form inputs to a group of logic gates NOR1, NOR2, NAND18. The output signal from the gate NAND18 is labeled S1. Using well-known Boolean algebra, it can be shown that the signal S1 is a "0" only when the output signal QI1 is a "1" and the MID_DATA word has the following structure:
"OOOOOlxx" , that is, the upper f ive bits are all "0" , the bit MID_DATA~2] is a "1" and the bits in the MID_DATA1] and MID_DATA~O] positions have any arbitrary value. Signal S1, therefore, acts as a "token identification signal" which is iow only when the MID_DATA signal has a predetermined structure and the output from the latch LI1 is a "1". The nature of the latch LI1 and its output QI1 is explained further below.
Latch LO1 performs the function of latching the last value of the intermediate extension bit (labeled "MID_EXTN" and as signal S4), and it loads this value on the next rising edge of the clock phase PHO into the latch LI1, whose output is the bit QI1 and is one of the inputs to the token decoding logic group that forms signal S1. Signal S1, as is explained above, may only drop to a "0" if the signal QI1 is a "1" (and the MID DATA signal has the predetermined structure). Signal S1 may, therefore, only drop to a "0" whenever the last extension bit was "0", indicating that the previous token has ended. Therefore, the MID_DATA word is the first data word in a new token.
The latches L02 and LI2 together with the NAND gates NAND20 and NAND22 form storage for the signal, DATA-TOKEN.
In the normal situation, the signal QI1 at the input to NAND20 and the signal S1 at the input to NAND22 will both be at logic "1". It can be shown, again by the techniques of o Boolean algebra, that in this situation these NAND gates operate in the same manner as inverters, that is, the signal QI2 from the output of latch LI2 is inverted in NAND20 and then this signal is inverted again by NAND22 to form the signal S2. In this case, since there are two logical 15 inversions in this path, the signal S2 will have the same value as QI2.
It can also be seen that the signal DATA_TOKEN at the output of latch L02 forms the input to latch LI2. As a result, as long as the situation remains in which both Qil 20 and S1 are HIGH, the signal DATA TOKEN will retain its state (~~hether "0" or "1") . This is true even though the clock signals PHO and PH1 are clocking the latches (LI2 and L02 respectively). The value of DATA TOKEN can only change when one or both of the signals QI1 and S1 are "0".
25 As explained earlier, the signal QI1 will be "0" when the previous extension bit was "0". Thus, it will be "0"
whenever the MID_DATA value is the first word of a token (and, thus, includes the address field for the token). in this situation, the signal S1 may be either "0" or "1". As ~0 explained earlier, signal S1 will be "0" if the MID_DATA word has the predetermined structure that in this example indicates a "DATA" Token . I f the MID-DATA word has any other structure, (indicating that the token is some other token, not a DATA Token), S1 will be "1".

If QI1 is "0" and S1 is "1",,this indicates there is some token other than a DATA Token. As is well known in the field of digital electronics, the output of NAND20 will be "1".
The HAND gate NAND22 will invert this (as previously explained) and the signal S2 will thus be a "0". As a result, this "0" value will be loaded into latch L02 at the start of the next PH1 clock phase and the DATA_TOKEN signal will become "0", indicating that the circuitry is not processing a DATA token.
If QI1 is "0" and SO is "0", thereby indicating a DATA
token, then the signal S2 will be "1" (regardless of the other input to NAND22 from the output of NAND20). As a result, this "1" value will be loaded into latch L02 at the start of the next PH1 clock phase and the DATA_TOKEN signal 1~ will become "1", indicating that the circuitry is processing a DATA token.
The NOT_DL'PLICATE signal (the output signal Q03) is similarly loaded into the latch LI3 on the next rising edge of the clock PHO. The output signal QI3 from the latch LI3 is combined with the output signal QI2 in a gate NAND24 to form the signal S3. As before, Boolean algebra can be used to show that the signal S3 is a "0" only when both of the signals QI2 and QI3 have the value "1". If the signal QI2 becomes a "0", that is, the DATA TOKEN signal is a "0", then 25 the signal S3 becomes a "1". In other words, if there is not a valid DATA TOKEN (QI2 - 0) or the data word is not a duplicate (QI3 - 0), then the signal S3 goes high.
Assume now, that the DATA TOKEN signal remains HIGH for ~aore than one clock signal. Since the NOT-DUPLICATE signal 30 (Q03) is "fed back" to the latch LI3 and will be inverted by the gate HAND 24 (since its other input QI2 is held HIGH;, the output signal Q03 will toggle between "0" and "1".
there is no valid DATA Token, however, the signal QI2 will b°-a "0", and the signal S3 and the output Q03, will be for~ecl . 69 HIGH until the DATE_TOKEN signal once again goes to a "1".
The output Q03 (the NOT_DL'PLICATE signal) is also fed back and is combined with the output QA1 from the acceptance latch LAIN in a series of logic gates (NAND16 and INV16, which together form an AND gate) that have as their output a "1", only when the signals QA1 and Q03 both have the value "1".
As Fig. 8a shows, the output from the AND gate (the gate NAND16 followed by the gate INV16) also forms the acceptance signal, IN ACCEPT, which is used as described above in the 1p two-wire interface structure.
The acceptance signal IN-ACCEPT is also used as an enabling signal to the latches LDIN, LEIN, and LVIN. As a result, if the NOT_DUPLICATE signal is low, the acceptance signal IN_ACCEPT will also be low, and all three of these latches will be disabled and will hold the values stored at their outputs. The stage will not accept new data until the NOT_DUPLICATE signal becomes HIGH. This is in addition to the requirements described above for forcing the output from the acceptance latch LAIN high.
2G As long as there is a valid DATA_TOKEN (the DATA_TOKEN
signal Q02 is a "1"), the signal Q03 will toggle between the HIGH and LOw states, so that the input latches will be enabled and will be able to accept data, at most, during every other complete cycle of both clock phases PHO, PH1.
The additional condition that the following stage be prepared to accept data, as indicated by a "HIGH" OUT ACCEPT signal, must, of course, still be satisfied. The output latch LDOUT
will, therefore, place the same data word onto the output bus OUT_DATA for at least two full clock cycles. The OL'T_VALID
signal will be a "1" only when there is both a valid DATA TOKEN (Q02 HIGH) and the validation signal QVOL'T is riIGH.
The signal QEIN, which is the extension bit corresponding to MID DATA, is combined with the signal S3 in a series of 214"~4'~~
,o logic gates (INV10 and NAND10) to form a signal S4. During presentation of a DATA Token, each data word MID_DATA will be repeated by loading it into the output latch LDOUT twice.
During the first of these, S4 will be forced to a "1" by the action of NAND10. The signal S4 is loaded in the latch LEOLTT
to form OL'TEXTN at the same time as MID_DATA is loaded into LDOUT to form OUT_DATA[7:0].
Thus, the first time a given MID_DATA is loaded into LEOUT, the associated OUTEXTN will be forced high, whereas, on the second occasion, OUTEXTN will be the same as the signal QEIN. Now consider the situation during the very last word of a token in which QEIN is known to be low. During the first time MID DATA is loaded into LDOUT, OUTEXTN will be "1", and during the second time, OUTEXTN will be "0", indicating the true end of the token.
The output signal QVIN from the validation latch LVIN is combined with the signal QI3 in a similar gate combination (INV12 and NAND12) to form a signal SS. Using known Boolean techniques, it can be shown that the signal SS is HIGH either z0 when the validation signal QVIN is HIGH, or when the signal QI3 is low ( indicating that the data is a duplicate) . The signal S5 is loaded into the validation output latch LVOUT at the same time that MID DATA is loaded into LDOUT and the intermediate extension bit (signal S4) is loaded into LEOL'T.
Signal S5 is also combined with the signal Q02 (the data token signal) in the logic gates NAND30 and INV30 to form the output validation signal OUT_VALID. As was mentioned earlier, OUT VALID is HIGH only when there is a valid token and the validation signal QVOUT is high.
30 In the present invention, the MID_ACCEPT signal is combined with the signal S5 in a series of logic gates (fdALdD26 and INV26) that perform the well-known AND function to form a signal S6 that is used as one of the two enabling signals to the latches LO1, L02 and L03. The signal S6 rises ~1 2i~542'~
to a "1" when the MID ACCEPT signal is HIGH and when either the validation signal QVIN is high, or when the token is a duplicate (QI3 is a "0"). If the signal MID_ACCEPT is HIGH, the latches LO1-L03 will, therefore, be enabled when the clock signal PH1 is high whenever valid input data is loaded at the input of the stage, or when the latched data is a duplicate.
From the discussion above, one can see that the stage shown in Figs. 8a and 8b will receive and transfer data 1p between stages under the control of the validation and acceptance signals, as in previous embodiments, with the exception that the output signal from the acceptance latch LAIN at the input side is combined with the toggling duplication signal so that a data word will be output twice before a new word will be accepted.
The various logic gates such as NAND16 and INV16 may, of course, be replaced by equivalent logic circuitry (in this case, a single AND gate). Similarly, if the latches LEIN and L'JIN, for example, have inverting outputs, the inverters IN'J10 and INV12 will not be necessary. Rather, the corresponding input to the gates NAND10 and NAND12 can be tied directly to the inverting outputs of these latches. As long as the proper logical operation is performed, the stage will operate in the same manner. Data words and extension bits will still be duplicated.
One should note that the duplication function that the illustrated stage performs will not be performed unless the first data word of the token has a "1" in the third position of the word and "0's" in the five high-order bits. (Of course, the required pattern can easily be changed and set by selecting other logic gates and interconnections other than the NOR1, NOR2, NND18 gates shown.) In addition, as Fig. 8 shows, the OUT VALID signal will be forced low during the entire token unless the first data wcrd 214~42~
has the structure described above. This has the effect that all tokens except the one that causes the duplication process will be deleted from the token stream, since a device connected to the output terminals (OUTDATA, OUTEXTN and OUTVALID) will not recognize these token words as valid data.
As before, both validation latches LVIN, LVOUT in the stage can be reset by a single conductor NOT RESETO, and a single resetting input R on the downstream latch LVOUT, with the reset signal being propagated backwards to cause the upstream validation latch to be forced low on the next clock cycle.
It should be noted that in the example shown in Fig. 8, the duplication of data contained in DATA tokens serves only as an example of the way in which circuitry may manipulate the ACCEPT and VALID signals so that more data is leaving the pipeline stage than that which is arriving at the input.
Similarly, the example in Fig. 8 removes all non-DATA tokens purely as an illustration of the way in which circuitry may manipulate the VALID signal to remove data from the stream.
2o In most typical applications, however, a pipeline stage will simply pass on any tokens that it does not recognize, unmodified, so that other stages further down the pipeline may act upon them if required.
Figs. 9a and 9b taken together illustrate an example of a timing diagram for the data duplication circuit shown in Figs. 8a and 8b. As before, the timing diagram shows the relationship between the two-phase clock signals, the various internal and external control signals, and the manner in which data is clocked between the input and output sides of the stage and is duplicated.
Referring now more particularly to Figure 10, there is shown a reconfigurable process stage in accordance with one 2~4542'~

aspect of the present invention.
Input latches 34 receive an input over a first bus 31. A first output from the input latches 34 is passed over line 32 to a token decode subsystem 33. A second output from the input latches 34 is passed as a first input over line 35 to a processing unit 36. A first output from the token decode subsystem 33 is passed over line 37 as a second input to the processing unit 36. A second output from the token decode 33 is passed over line 40 to an action identification unit 39.
The action identification unit 39 also receives input from registers 43 and 44 over line 46. The registers 43 and 44 hold the state of the machine as a whole. This state is determined by the history of tokens previously received. The output from the action identification unit 39 is passed over line 38 as a third input to the processing unit 36. The output from the processing unit 36 is passed to output latches 41. The output from the output latches 41 is passed over a second bus 42.
Referring now to Figure 11, a Start Code Detector (SCD) 51 receives input over a two-wire interface 52. This input can be either in the form of DATA tokens or as data bits in a data stream. A first output from the Start Code Detector 51 is passed over line 53 to a first logical first in first-out buffer (FIFO) 54. The output from the first FIFO 54 is logically passed over line 55 as a first input to a Huffman decoder 56. A second output from the Start Code Detector 51 is passed over line 57 as a first input to a DRAM
interface 58. The DRAM interface 58 also receives input from a buffer manager 59 over line 60. Signals are transmitted to and received from external DRAM (not shown) by the DRAM
interface 58 over line 61. A first output from the DRAM
interface 58 is passed over line 62 as a first physical input to the Huffman decoder 56.

The output from the Huffman decoder 56 is paased over line 63 as an input to an Index to Data Unit (ITOD) 64.
The Huf fman decoder 56 and the ITOD 64 work together as a single logical unit. The output from the ITOD 64 is passed over line 65 to an arithmetic logic unit (ALU) 66. A first output from the ALU 66 is passed over line 67 to a read-only memory (ROM) state machine 68. The output from the ROM state machine 68 is passed over line 69 as a second physical input to the Huffman decoder 56. A second-output from the ALU 66 is passed over line 70 to a Token Formatter (T/F) 71.
A first output 72 from the T/F 71 of the present invention is passed over line 72 to a second FIFO 73. The output from the second FIFO 73 is passed over line 74 as a first input to an inverse modeller 75. A second output from the T/F 71 is passed over line 76 as a third input to the DRAM interface 58. A third output from the DRAM interface 58 is passed over line 77 as a second input to the inverse modeller 75. The output from the inverse modeller 75 is passed over line 78 as an input to an inverse quantizer 79 The output from the inverse quantizer 79 is passed over line 80 as an input to an inverse zig-zag (IZZ) 81. The output from the IZZ 81 is passed over line 82 as an input to an inverse discrete cosine transform (IDCT) 83. The output from the IDCT 83 is passed over line 84 to a temporal decoder (not shown).
Referring now more particularly to Figure 12, a temporal decoder in accordance with the present invention is shown. A fork 91 receives as input over line 92 the output from the IDCT 83 (shown in Fig. 11). As a first output from the fork 91, the control tokens, e.g. , motion vectors and the like, are passed over line 93 to an address generator 94.
Data tokens are also passed to the address generator 94 for counting purposes. As a second output from the fork 91, the 75 ~1~~~2J
data is passed over line 95 to a FIFO 96. The output from the FIFO 96 is then passed over line 97 as a first input to a summer 98. The output from the address generator 94 is passed over line 99 as a first input to a DRAM interface 100.
Signals are transmitted to and received from external DRAM
(not shown) by the DRAM interface 100 over line 101. A first output from the DRAM interface 100 is passed over line 102 to a prediction filter 103. The output from the prediction filter 103 is passed over line 104 as a second input to the summer 98. A first output from the summer 98 is passed over line 105 to output selector 106. A second output from the summer 98 is passed over line 107 as a second input to the DRAM interface 100. A second output from the DRAM interface 100 is passed over line 108 as a second input to the output selector 106. The output from the output selector 106 is passed over line 109 to a Video Formatter (not shown in Figure 12).
Referring now to Figure 13, a fork 111 receives input from the output selector 106 (shown in Figure 12) over line 112. As a first output from the fork 111, the control tokens are passed over line 113 to an address generator 114.
The output from the address generator 114 is passed over line 115 as a first input to a DRAM interface 116. As a second output from the fork lii the data is passed over line 117 as a second input to the DRAM interface 116. Signals are transmitted to and received from external DRAM (not shown) by the DRAM interface 116 over line 118. The output from the DRAM interface 116 is passed over line 119 to a display pipe 120.
It will be apparent from the above descriptions that each line may comprise a plurality of lines, as necessary.

Referring now to Figure 14a, in the MPEG standard a picture 131 is encoded as one or more s 1 ices 13 2 . Each slice 132 is, in turn, comprised of a plurality of blocks 133, and is encoded row-by-row, left-to-right in each row.
As is shown, each slice 132 may span exactly one full line of blocks 133, less than one line B or D of blocks 133 or multiple lines C of blocks 133.
Referring to Figure 14b, in the JPEG and H.261 standards, the Common Intermediate Format (CIF) is used, wherein a picture 141 is encoded as 6 rows each containing 2 groups of blocks (GOBS) 142. Each GOB 142 is, in turn, composed of either 3 rows or 6 rows of an indeterminate number of blocks 143. Each GOB 142 is encoded in a zigzag direction indicated by the arrow 144. The GOBS 142 are, in turn, processed row-by-row, left-to-right in each row..
Referring now to Figure 14c, it can be seen that, for both MPEG and CIF, the output of the encoder is in the form of a data stream 151. The decoder receives this data stream 151. The decoder can then reconstruct the image according to the format used to encode it. In order to allow the decoder to recognize start and end points for each standard, the data stream 151 is segmented into lengths of 33 blocks 152.
Referring to Figure 15, a Venn diagram is shown, representing the range of values possible for the table selection from the Huffman decoder 56 (shown in Fig. 1l) of the present invention. The values possible for an MPEG
decoder and an H.261 decoder overlap, indicating that a single table selection will decode both certain MPEG and certain H.261 formats. Likewise, the values possible for an MPEG decoder and a JPEG decoder overlap, indicating that a single table selection will decode both certain MPEG and certain JPEG formats. Additionally, it is shown that the H.261 values and the JPEG values do not overlap, indicating that no single table selection exists that will decode both formats .
Referring now more particularly to Figure 16, there is shown a schematic representation of variable length picture data in accordance with the practice of the present invention. A first picture 161 to be processed contains a first PICTURE START token 162, first~picture information of indeterminate length 163, and a first PICTURE END token 164.
A second picture 165 to be processed contains a second PICTURE START token 166, second picture information of indeterminate length 167 , and a second PICTURE_END token 168 .
The PICTURE START tokens 162 and 166 indicate the start of the pictures 161 and 165 to the processor. Likewise, the PICTURE END tokens 164 and 168 signify the end of_ the pictures 161 and 165 to the processor. This allows the processor to process picture information 163 and 167 of variable lengths.
Referring to Figure 17, a split 171 receives input over line 172. A first output from the split 171 is passed over line 173 to an address generator 174. The address generated by the address generator 174 is passed over line 175 to a DRAM interface 176. Signals are transmitted to and received from external DRAM (not shown) by the DRAM interface 176 over line 177. A first output from the DRAM interface 176 is passed over line 178 to a prediction filter 179. The output from the prediction filter 179 is passed over line 180 as a first input to a summer 181. A second output from the split 171 is passed over line 182 as an input to a first-in first-out buffer (FIFO) 183. The output from the FIFO 183 is passed over line 184 as a second input to the summer 181.
The output from the summer 181 is passed over line 185 to a 78 2~4542~
write signal generator 186. A first output from the write signal generator 186 is passed over line 187 to the DRAM
interface 176. A second output from the write signal generator 186 is passed over line 188 as a first input to a read signal generator 189. A second output from the DRAM
interface 176 is passed over line 190 as a second input to the read signal generator 189. The output from the read signal generator 189 is passed over line 191 to a Video Formatter (not shown in Figure 17).
Referring now to Figure 18, the prediction filtering process is illustrated. A forward picture 201 is passed over line 202 as a first input to a summer 203. A
backward picture 204 is passed over line 205 as a second input to the summer 203. The output from the summer 203 is passed over line 206.
Referring to Figure 19, a slice 211 comprises one or more macroblocks 212. In turn, each macroblock 212 comprises four luminance blocks 213 and two chrominance blocks 214, and contains the information for an original 16 x 16 block of pixels. Each of the four luminance blocks 213 and two chrominance blocks 214 is 8 x 8 pixels in size. The four luminance blocks 213 contain a 1 pixel to 1 pixel mapping of the luminance (Y) information from the original 16 x 16 block of pixels. One chrominance block 214 contains a representation of the chrominance level of the blue color signal (Cu/b), and the other chrominance block 214 contains a representation of the chrominance level of the red color signal (Cv/r). Each chrominance level is subsampled such that each 8 x 8 chrominance block 214 contains the chrominance level of its color signal for the entire original 16 x 16 block of pixels.
Referring now to Figure 20, the structure and function of the Start Code Detector will become apparent. A

2~4542~
value register 221 receives image data over a line 222. The line 222 is eight bits wide, allowing for parallel transmission of eight bits at a time. The output from the value register 221 is passed serially over line 223 to a decode register 224. A first output from the decode register 224 is passed to a detector 225 over a line 226. The line 226 is twenty-four bits wide, allowing for parallel transmission of twenty-four bits at a time. The detector 225 detects the presence or absence of an -image which corresponds to a standard-independent start code of 23 "zero" values followed by a single "one" value. An 8-bit data value image follows a valid start code image. On detecting the presence of a start code image, the detector 225 transmits a start image over a line 227 to a value decoder 228.
A second output from the decode register 224 is passed serially over line 229 to a value decode shift register 230. The value decode shift register 230 can hold a data value image fifteen bits long. The 8-bit data value following the start code image is shifted to the right of the value decode shift register 230, as indicated by area 231.
This process eliminates overlapping start code images, as discussed below. A first output from the value decode shift register 230 is passed to the value decoder 228 over a line 232. The line 232 is fifteen bits wide, allowing for parallel transmission of fifteen bits at a time. The value decoder 228 decodes the value image using a first look-up table (not shown). A second output from the value decode shift register 230 is passed to the value decoder 228 which passes a flag to an index-to-tokens converter 234 over a line 235. The value decoder 228 also passes information to the index-to-tokens converter 234 over a line 236. The information is either the data value image or start code index image obtained from the first look-up table. The flag 8a 214542 indicates which form of information is passed. The line 236 is fifteen bits wide, allowing for parallel transmission of fifteen bits at a time. While 15 bits has been chosen here as the width in the present invention it will be appreciated that bits of other lengths may also be used. The index-to-tokens converter 234 converts the information to token images using a second look-up table (not shown) similar to that given in Table 12-3 of the Users Manual. The token images generated by the index-to-tokens converter 234 are then output over a line 237. The line 237 is fifteen bits wide, allowing for parallel transmission of fifteen bits at a time.
Referring to Figure 21, a data stream 241 consisting of individual bits 242 is input to a Start Code Detector (not shown in Figure 21). A first start code image 243 is detected by the Start Code Detector. The Start Code Detector then receives a first data value image 244. Before processing the first data value image 244, the Start Code Detector may detect a second start code image 245, which overlaps the first data value image 244 at a length 246. If this occurs, the Start Code Detector does not process the first data value image 244, and instead receives and processes a second data value image 247.
Referring now to Figure 22, a flag generator 251 receives data as a first input over a line 252. The line 252 is fifteen bits wide, allowing for parallel transmission of fifteen bits at a time. The flag generator 251 also receives a flag as a second input over a line 253, and receives an input valid image over a first two-wire interface 254. A
f first output from the f lag generator 251 is passed over a line 255 to an input valid register (not shown). A second output from the flag generator 251 is passed over a line 256 to a decode index 257. The decode index 257 generates four outputs; a picture start image is passed over a line 258, a picture number image is passed over a line 259, an insert image is passed over a line 260, and a replace image is passed over a line 261. The data from the flag generator 251 is passed over a line 262a. A header generator 263 uses a look-up table to generate a replace image, which is passed over a line 262b. An extra word generator 264 uses the MPU
to generate an insert image, which is passed over a line 262c. Line 262a, and line 262b combine to form a line 262, which is first input to output latches 265. The output latches 265 pass data over a line 266. The line 266 is fifteen bits wide, allowing for parallel transmission of fifteen bits at a time.
The input valid register (not shown) passes. an image as a first input to a first OR gate 267 over a line 268. An insert image is passed over a line 269 as a second input to the first OR gate 267. The output from the first OR
gate 267 is passed as a first input to a first AND gate 270 over a line 271. The logical negation of a remove image is passed over a line 272 as a second input to the first AND
gate 270 is passed as a second input to the output latches 265 over a line 273. The output latches 265 pass an output valid image over a second two-wire interface 274. An output accept image is received over the second two-wire interface 274 by an output accept latch 275. The output from the output accept latch 275 is passed to an output accept register (not shown) over a line 276.
The output accept register (not shown) passes an image as a first input to a second OR gate 277 over a line 278. The logical negation of the output from the input valid register is passed as a second input to the second OR gate 277 over a line 279. The remove image is passed over a line 280 as a third input to the second OR gate 277. The output from the second OR gate 277 is passed as a first input to a second AND gate 281 over a line 282. The logical negation of . ~ 214542 an insert image is passed as a second input to the second AND
gate 2 81 over a 1 ine 2 8 3 . The output from the second AND .
gate 281 is passed over a line 284 to an input accept latch 285. The output from the input accept latch 285 is passed over the first two-wire interface 254.

2~4542r~

Format mace Received Tokens Generated 1. H.261 SEQUENCE START SEQUENCE START
MPEG PICTURE START GROUP START
JPEG (None) PICTURE START
PICTURE DATA
2. H.261 (None) PICTURE END
MPEG (None) PADDING
JPEG (None) - FLUSH
STOP AFTER PICTURE
As set forth in Table 600 which shows a relationship between the absence or presence of standard signals in the certain machine independent control tokens, the detection-of an image by the Start Code Detector 51 generates a sequence of machine independent Control Tokens. Each image listed in the "Image Received" column starts the generation of all machine independent control tokens listed in the group in the "Tokens Generated" column. Therefore, as shown in line 1 of Table 600, whenever a "sequence start" image is received during H.261 processing or a "picture start" image is received during MPEG processing, the entire group of four control tokens is generated, each followed by its corresponding data value or values. In addition, as set forth at line 2 of Table 600, the second group of four control tokens is generated at the proper time irrespective of images received by the Start Code Detector 51.

DISPLAY ORDER: I1 B2 H3 P4 H5 B6 P7 B8 B9 I10 TRANSMIT ORDER: I1 P4 B2 H3 P7 85 B6 I10 B8 B9 As shown in line 1 of Table 601 which shows the timing relationship between transmitted pictures and displayed pictures, the picture frames are displayed in numerical order. However, in order to reduce the number of frames that 21542' a4 must be stored in memory, the frames are transmitted in a different order. It is useful to begin the analysis from an intraframe (I frame). The I1 frame is transmitted in the crder it is to be displayed. The next predicted frame (P
frame), P4, is then transmitted. Then, any bi-directionally interpolated frames (B frames) to be displayed between the I1 frame and P4 frame are transmitted, represented by frames 82 and B3. This allows the transmitted 8 frames to reference a previous frame (forward prediction) or a future frame i0 (backward prediction). After transmitting all the B frames to be displayed between the I1 frame and the P4 frame, the next P frame, P7, is transmitted. Next, all the B frames to be displayed between the P4 and P7 frames are transmitted, corresponding to B5 and B6. Then, the next I frame, I10, is 1J transmitted. Finally, all the B frames to be displayed between the P7 and I10 frames are transmitted, corresponding to frames B8 and B9. This ordering of transmitted fra.~.,es requires only two frames to be kept in memory at any one time, and does not require the decoder to wait for the 20 transmission of the next P frame or I frame to display an interjacent B frame.
Further information regarding the structure and operation, as well as the features, objects and advantages, of the i:,vention will become more readily apparent to one of 25 ordinary skill in the art from the ensuing additional detailed description of illustrative embodiment of the invention which, for purposes of clarity and convenience of explanation are grouped and set forth in the following sections:
Multi-Standard Configurations JPEG Still Picture Decoding 3. Motion Picture Decompression RA.'~ Memory Map Bitstream Characteristics ,:., 2145425 as 6. Reconfigurable Processing Stage 7. Multi-Standard Coding 8. Multi-Standard Processing Circuit-2nd Mode of Operation 9. Start Code Detector 10. Iokens 11. DRAM Interface 12. Prediction Filter 13. Accessing Registers 14. Microprocessor Interface (MPI) 15. MPI Read Timing 16. MPI Write Timing 17. Key Hole Address Locations 18. Picture End 19. Flushing Operation 20. Flush Function 21. Stop-After-Picture 22. Multi-Standard Search Mode 23. Inverse Modeler 2-:. Inverse Quantizer 25. Huffman Decoder and Parser 26. Diverse Discrete Cosine Transformer 27. Buffer Manager "'~ 214~42~

1. 1IULTI-8T11~iD71~tD CO~T!'IOQRJ1TI0~18 Since the various compression standards, i.e., JPEG, MPEG and H.261, are well known, as for example as described in the aforementioned United States Patent No. 5,212,742, the detailed specifications of those standards are not repeated here.
As previously mentioned, the present invention is capable of decompressing a variety of differently encoded, picture data bitstreams. In each of the different standards of encoding, some form of output formatter is required to take the data presented at the output of the spatial decoder operating alone, or the serial output of a spatial decoder and temporal decoder operating in combination, has subsequently described herein in greater detail) and reformatting this output for use, including display in a computer or other display systems, including a video display system. Implementation of this formatting varies significantly between encoding standards and/or the type of display selected.
In a first embodiment, in accordance with the present invention, as previously described with reference to Figures 10-12 an address generator is employed to store a block of formatted data, output from either the first decoder (Spatial Decoder) or the combination of the first decoder (Spatial Decoder) and the second decoder (the Temporal Decoder), and to write the decoded information into and/or from a memory in a raster order. The video formatter described hereinafter provides a wide range of output signal combinations.
In the preferred multi-standard video decoder embodiment of the present invention, the Spatial Decoder and the Temporal Decoder are required to implement both an MPEG
encoded signal and an H.261 video decoding system. The DRAM
interfaces on both devices are configurable to allow the quantity of DRAM required to be reduced when working with small picture formats and at low coded data rates. The reconfiguration of these DRAMs will be further described hereinafter with reference to the DRAM interface. Typically, a single 4 megabyte DRAM is required by each of the Temporal Decoder and the Spatial Decoder circuits.
The Spatial Decoder of the present invention performs all the required processing within a single picture. This reduces the redundancy within one picture.
The Temporal Decoder reduces the redundancy between the subject picture with relationship to a picture which arrives prior to the arrival of the subject picture, as well as a picture which arrives after the arrival of the subject picture. One aspect of the Temporal Decoder is to provide. an address decode network which handles the complex addressing needs to read out the data associated with all of these pictures with the least number of circuits and with, high speed and improved accuracy.
As previously described with reference to Figure 11, the data arrives through the Start Code Detector, a FIFO register 2 o which precedes a Huf fman decoder and parser, through a second FIFO register, an inverse modeller, an inverse quantizer, inverse zigzag and inverse DCT. The two FIFOs need not be on the chip. In one embodiment, the data does not flow through a FIFO that is on the chip. The data is applied to the DRAM
interface, and the FIFO-IN storage register and the FIFO-OUT
register is off the chip in both cases. These registers, whose operation is entirely independent of the standards, will subsequently be described herein in further detail.
The majority of the subsystems and stages shown in 3o Figure 11 are actually independent of the particular standard used and include the DRAM interface 58, the buffer manager 59 which is generating addresses for the DRAM interface, the inverse modeller 75, the inverse zig-zag 81 and the inverse DCT 83. The standard independent units within the Huffman decoder and parser include the ALU 66 and the token formatter 71.
Referring now to Figure 12, the standard-s independent units include the DRAM interface 100, the fork 91, the FIFO register 96, the summer 98 and the output selector 106. The standard dependent units are the address generator 94, which is different in H.261 and in MPEG, and the prediction filter 103, which is reconfigurable to have the ability to do both H.261 and MPEG. The JPEG data will flow through the entire machine completely unaltered.
Figure 13 depicts a high level block diagram of the video formatter chip. The vast majority of this chip. is independent of the standard. The only items that are affected by the standard is the way the data is written into the DRAM in the case of H.261, which differs from MPEG or JPEG; and that in H.261, it is not necessary to code every single picture. There is some timing information referred to as a temporal reference which provides some information regarding when the pictures are intended to be displayed, and that is also handled by the address generation type of logic in the video formatter.
The remainder of the circuitry embodied in the video formatter, including all of the color space conversion, the up-sampling filters and all of the gamma correction RAMS, is entirely independent of the particular compression standard utilized.
The Start Code Detector of the present invention is dependent on the compression standard in that it has to recognize different start code patterns in the bitstream for each of the standards. For example, H.261 has a 16 bit start code, MPEG has a 24 bit start code and JPEG uses marker codes which are fairly different from the other start codes. Once the Start Code Detector has recognized those different start . ~ 89 2145425 codes, its operation is essentially independent of the compression standard. For instance, during searching, apart from the circuitry that recognizes the different category of markers, much of the operation is very similar between the three different compression standards.
The next unit is the state machine 68 (Figure 11) located within the Huffman decoder and parser. Here, the actual circuitry is almost identical for each of the three compression standards. In fact, the only element that is affected by the standard in operation is the reset address of the machine. If just the parser is reset, then it jumps to a different address for each standard. There are, in fact, four standards that are recognized. These standards are H.261, JPEG, MPEG and one other, where the parser enters a piece of code that is used for testing. This illustrates that the circuitry is identical in almost every aspect, but the difference is the program in the microcode for each of the standards. Thus, when operating in H.261, one program is running, and when a different program is running, there is no overlap between them. The same holds true for JPEG, which is a third, completely independent program.
The next unit is the Huffman decoder 56 which functions with the index to data unit 64. Those two units cooperate together to perform the Huffman decoding. Here, the algorithm that is used for Huffman decoding is the same, irrespective of the compression standard. The changes are in which tables are used and whether or not the data coming into the Huffman decoder is inverted. Also, the Huffman decoder itself includes a state machine that understands some aspects of the coding standards. These different operations are selected in response to an instruction coming from the parser state machine. The parser state machine operates with a different program for each of the three compression standards and issues the correct command to the Huffman decoder at different times consistent with the standard in operation.
The last unit on the chip that is dependent on the compression standard is the inverse quantizer 79, where the mathematics that the inverse quantizer performs are different for each of the different standards. In this regard, a CODING STANDARD token is decoded and the inverse quantizer 79 remembers which standard it is operating in. Then, any subsequent DATA tokens that happen-after that event, but before another CODING STANDARD may come along, are dealt with in the way indicated by the CODING_STANDARD that has been remembered inside the inverse quantizer. In the detailed description, there is a table illustrating different parameters in the different standards and what circuitry is responding to those different parameters or mathematics.
The address generation, with reference to H.261, differs for each of the subsystems shown in Figure 12 and Figure 13.
The address generation in Figure 11, which generates addresses for the two FIFOs before and after the Huffman decoder, does not change depending on the coding standards.
Even in H.261, the address generation that happens on that chip is unaltered. Essentially, the difference between these standards is that in MPEG and JPEG, there is an organization of macroblocks that are in linear lines going horizontally across pictures. As best observed in Figure 14a, a first macroblock A covers one full line. A macroblock B covers less than a line. A macroblock C covers multiple lines. The division in MPEG is into slices 132, and a slice may be one horizontal line, A, or it may be part of a horizontal line B, or it may extend from one line into the next line, C. Each of these slices 132 is made up of a row of macroblocks.
In H.261, the organization is rather different because the picture is divided into groups of blocks (GOB).

'"~ 214542 A group of blocks is three rows of macroblocks high by eleven macroblocks wide. In the case of a CIF picture, there are twelve such groups of blocks. However, they are not organized one above the other. Rather, there are two groups of blocks next to each other and then six high, i.e., there are 6 GOH's vertically, and 2 GOB's horizontally.
In all other standards, when performing the addressing, the macroblocks are addressed in order as described above. More specifically, addressing proceeds along the lines and at the end of the line, the next line is started. In H.261, the order of the blocks is the same as described within a group of blocks, but in moving onto the next group of blocks, it is almost a zig-zag.
The present invention provides circuitry to deal with the latter affect. That is the way in which the address generation in the spatial decoder and the video formatter varies for H.261. This is accomplished whenever information is written into the DRAM. It is written with the knowledge of the aforementioned address generation sequence so the place where it is physically located in the RAM is exactly the same as if this had been an MPEG picture of the same size. Hence, all of the address generation circuitry for reading from the DRAM, for instance, when forming predictions, does not have to comprehend that it is H.261 standard because the physical placement of the information in the memory is the same as it would have been if it had been in MPEG sequence. Thus, in all cases, only writing of data is affected.
In the Temporal Decoder, there is an abstraction for H.261 where the circuitry pretends something is different from what is actually occurring. That is, each group of blocks is conceptually stretched out so that instead of having a rectangle which is 11 x 3 macroblocks, the macroblocks are stretched out into a length of 33 blocks (see "' 2145425 Figure 14c) group of blocks which is one macroblock high. By doing that, exactly the same counting mechanisms used on the Temporal Decoder for counting through the groups of blocks are also used for MPEG.
There is a correspondence in the way that the circuitry is designed between an H.261 group of blocks and an MPEG slice. When H.261 data is processed after the Start Code Detector, each group of blocks is preceded by a slice_start code. The next group of blocks is preceded by the next slice_start code. The counting that goes on inside the Temporal Decoder for counting through this structure pretends that it is a 33 macroblock-long group that is one macroblock high. This is sufficient, although the circuitry also counts every 11th interval. When it counts to the 11th macroblock or the 22nd macroblock, it resets some counters.
This is accomplished by simple circuitry with another counter that counts up each macroblock, and when it gets to 11, it resets to zero. The microcode interrogates that and does that work. All the circuitry in the temporal decoder of the present invention is essentially independent of the compression standard with respect to the physical placement of the macroblocks.
In terms of multi-standard adaptability, there are a number of different tables and the circuitry selects the appropriate table for the appropriate standard at the appropriate time. Each standard has multiple tables; the circuitry selects from the set at any given time. Within any one standard, the circuitry selects one table at one time and another table another time. In a different standard, the circuitry selects a different set of tables. There is some intersection between those tables as indicated previously in the discussion of Figure 15. For example, one of the tables used in MPEG is also used in JPEG. The tables are not a completely isolated set. Figure 15 illustrates an H.261 , 93 set, an MPEG set and a JPEG set:, Note that there is a much greater overlap between the H.261 set and the MPEG set. They are quite common in the tables they utilize. There is a small overlap between MPEG and JPEG, and there is no overlap at all between H.261 and JPEG so that these standards have totally different sets of tables.
As previously indicated, most of the system units are compression standard independent. If a unit is standard independent, and such units need not remember what CODING_STANDARD is being processed. All of the units that are standard dependent remember the compression standard as the CODING_STANDARD token flows by them. When information encoded/decoded in a first coding standard is distributed through the machine, and a machine is changing standards, prior machines under microprocessor control would normally choose to perform in accordance with the H.261 compression standard. The MPU in such prior machines generates signals stating in multiple different places within the machine that the cor.:pression standard is changing. The MPU makes changes at different times and, in addition, may flush the pipeline through.
In accordance with the invention, by issuing a change of CODING_STANDARD tokens at the Start Code Detector that is positioned as the first unit in the pipeline, this change of compression standard is readily handled. The token says a certain coding standard is beginning and that control information flows down the machine and configures all the other registers at the appropriate time. The MPU need not program each register.
3o The prediction token signals how to form predictions using the bits in the bitstream. Depending on which cor,~pression standard is operating, the circuitry translates the information that is found in the standard, i.e. from the bitstream into a prediction mode token. This processing is performed by the Huffman decoder and parser state machine, where it is easy to manipulate bits based on certain conditions. The Start Code Detector generates this prediction mode token. The token then flows down the machine to the circuitry of the Temporal Decoder, which is the device responsible for forming predictions. The circuitry of the spatial decoder interprets the token without having to know what standard it is operating in because the bits in it are invariant in the three different standards. The Spatial Decoder just does what it is told in response to that token.
By having these tokens and using them appropriately, the design of other units in the machine is simplified. Although there may be some complications in the program, benefits are received in that some of the hard wired logic which would be 1~ difficult to design for multi-standards can be used here.
2. JPEG STILL PICTURE DECODING
~,s previously indicated, the present invention relates to signal decompression and, more particularly, to the decompression of an encoded video signal, irrespective of the 2o compression standard employed.
one aspect of the present invention is to provide a first decoder circuit (the Spatial Decoder) to decode a first encoded signal (the JPEG encoded video signal) in combination with a second decoder circuit (the Temporal Decoder) to 25 decode a first encoded signal (the MPEG or H.261 encoded video signal) in a pipeline processing system. The Temporal Decoder is not needed for JPEG decoding.
In this regard, the invention facilitates the decompression of a plurality of differently encoded signals through the use of a single pipeline decoder and decompression system. The decoding and decompression pipeline processor is organized on a unique and specia'~
configuration which allows the handling of the multi-standar encoded :,video signals through the use of techniques all compatible with the single pipeline decoder and processing system. The Spatial Decoder is combined with the Temporal Decoder, and the Video Formatter is used in driving a video 5 display.
Another aspect of the invention is the use of the combination of the Spatial Decoder and the Video Formatter for use with only still pictures. The compression standard independent Spatial Decoder performs all of the data to processing within the boundaries of a single picture. Such a decoder handles the spatial decompression of the internal picture data which is passing through the pipeline and is distributed within associated random access memories, standard independent address generation circuits for handling 15 the storage and retrieval of information into the memories.
Still picture data is decoded at the output of the Spatial Decoder, and this output is employed as input to the multi-standard, configurable Video Formatter, which then provides an output to the display terminal. In a first sequence of 2o similar pictures, each decompressed picture at the output of the Spatial Decoder is of the same length in bits by the time the picture reaches the output of the Spatial Decoder. A
second sequence of pictures may have a totally different picture size and, hence, have a different length when 2.5 compared to the first length. Again, all such second sequence of similar pictures are of the same length in bits by the time such pictures reach the output of the Spatial Decoder.
Another aspect of the invention is to internally organize 3o the incoming standard dependent bitstream into a sequence of control tokens and DATA tokens, in combination with a plurality of sequentially-positioned reconfigurable processing stages selected and organized to act as a standard-independent, reconfigurable-pipeline-processor.

2i4~~z~

with regard to JPEG decoding, a single Spatial Decoder with no off chip DRAM can rapidly decode baseline JPEG
images. The Spatial Decoder supports all features of baseline JPEG encoding standards. However, the image size that can be decoded may be limited by the size of the output buffer provided. The Spatial Decoder circuit also includes a random access memory circuit, having machine-dependent, standard independent address generation circuits for handling the storage of information into the memories.
As previously, indicated the Temporal Decoder is not required to decode JPEG-encoded video. Accordingly, signals carried by DATA tokens pass directly through the Temporal Decoder without further processing when the Temporal Decoder is configured for a JPEG operation.
Another aspect of the present invention is to provide in the Spatial Decoder a pair of memory circuits, such as buffer memory circuits, for operating in combination with the Huffman decoder/video demultiplexor circuit (HD & VDM). A
first buffer memory is positioned before the HD & VDM, and a second buffer memory is positioned after the HD & VDM. The HD & VDM decodes the bitstream from the binary ones and zeros that are in the standard encoded bitstream and turns such stream into numbers that are used downstream. The advantage of the two buffer system is for implementing a multi-standard decompression system. These twv buffers, in combination with the identified implementation of the Huffman decoder, are described hereinafter in greater detail.
A still further aspect of the present multi-standard, decompression circuit is the combination of a Start Code Detector circuit positioned upstream of the first forward buffer operating in combination with the Huffman decoder.
one advantage of this combination is increased flexibility in dealing with the input bitstream, particularly padding, which has to be added to the bitstream. The placement of these identified components, Start Code Detector, memory buffers, and Huffman decoder enhances the handling of certain sequences in the input bitstream.
In addition, off chip DRAMS are used for decoding JPEG
S encoded video pictures in real time. The size and speed of the buffers used with the DRAMS will depend on the video encoded data rates.
The coding standards identify all of the standard dependent types of information that is necessary for storage i0 in the DRAMS associated with the Spatial Decoder using standard independent circuitry.
3. MOTION PICTURE DECOMPRE88ION
In the present invention, if motion pictures are being decompressed through the steps of decoding, a further 15 Temporal Decoder is necessary. The Temporal Decoder combines the data decoded in the Spatial Decoder with pictures, previously decoded, that are intended for display either before or after the picture being currently decoded. The Temporal Decoder receives, in the picture coded datastream, 2o information to identify this temporally-displaced information. The Temporal Decoder is organized to address temporally and spatially displaced information, retrieve it, and combine it in such a way as to decode the information located in one picture with the picture currently being 25 decoded and ending with a resultant picture that is complete and is suitable for transmission to the video formatter for driving the display screen. Alternatively, the resultant picture can be stored for subsequent use in temporal decoding of subsequent pictures.
3o Generally, the Temporal Decoder performs the processing between pictures either earlier and/or later in time with reference to the picture currently being decoded. The Temporal Decoder reintroduces information that is not encoded w i thin the coded representation of the picture, because it is redur~ela~t and is already available at the decoder. More specifically, it is probable that any given picture will contain similar information as pictures temporally surrounding it, both before and after. This similarity can S be made greater if motion compensation is applied. The Temporal Decoder and decompression circuit also reduces the redundancy between related pictures.
In another aspect of the present invention, the Temporal Decoder is employed for handling the standard-dependent i0 output information from the Spatial Decoder. This standard dependent information for a single picture is distributed among several areas of DRAM in the sense that the decompressed output information, processed by the Spatial Decoder, is stored in other DRAM registers by other random 1~ access memories having still other machine-dependent, standard-independent address generation circuits for combining one picture of spatially decoded information packet of spatially decoded picture information, temporally displaced relative to the temporal position of the first 20 picture.
In multi-standard circuits capable of decoding MPEG-encoded signals, larger logic DRAM buffers may be required to support the larger picture formats possible with MPEG.
The picture information is moving through the serial 25 pipeline in 8 pel by 8 pel blocks. In one form of the invention, the address decoding circuitry handles these pel blocks (storing and retrieving) along such block boundaries.
The address decoding circuitry also handles the storing and retrieving of such 8 by 8 pel blocks across such boundaries.
30 This versatility is more completely described hereinafter.
A second Temporal Decoder may also be provided which passes the output of the first decoder circuit (the Spatial Decoder) directly to the Video Formatter far handling without signal processing delay.

..~. 2115 4 25 T,h~ .Temporal Decoder also reorders the blocks of picture data for display by a display circuit. The address decode circuitry, described hereinafter, provides handling of this reordering.
As previously mentioned, one important feature of the Temporal Decoder is to add picture information together from a selection of pictures which have arrived earlier or later than the picture under processing. When a picture is described in this context, it may mean any one of the to following:
1. The coded data representation of the picture;
2. The result, i.e., the final decoded picture resulting from the addition of a process step performed by the decoder;
3. Previously decoded pictures read from the DRAM; and The result of the spatial decoding, i.e., the extent of data between a PICTURE START token and a subsequent PICTURE-END token.
After the picture data information is processed by the 2o Temporal Decoder, it is either displayed or written back into a picture memory location. This information is then kept for further reference to be used in processing another different coded data picture.
Re-ordering of the MPEG encoded pictures for visual display involves the possibility that a desired scrambled picture can be achieved by varying the re-ordering feature of the Temporal Decoder.
4. RAM MEMORY MAP
The Spatial Decoder, Temporal Decoder and Video 3o For-~atter all use external DRAM. Preferably, the same DRA:~~
is used for all three devices. while all three devices use DRAM, and all three devices use a DRAM interface in conjunction with an address generator, what each implements 1~~
in DRAM is different. That is, each chip, e.g. Spatial Decoder and Temporal Decoder, have a different DRAM interface and address generation circuitry even through they use a similar physical, external DRAM.
In brief, the Spatial Decoder implements two FIFOs in the common DRAM. Referring again to Figure 11, one FIFO 54 is positioned before the Huffman decoder 56 and parser, and the other is positioned after the Huffman decoder and parser.
The FIFOs are implemented in a relatively straightforward manner. For each FIFO, a particular portion of DRAM is set aside as the physical memory in which the FIFO will be implemented.
The address generator associated with the Spatial Decoder DRAM interface 58 keeps track of FIFO addresses using two pointers. One pointer points to the first word stored in the FIFO, the other pointer points to the last word stored in the FIFO, thus allowing read/write operation on the appropriate word. When, in the course of a read or write operation, the end of the physical memory is reached, the address generator "wraps around" to the start of the physical memory.
In brief, the Temporal Decoder of the present invention must be able to store two full pictures or frames of whatever encoding standard (MPEG or H.261) is specified. For simplicity, the physical memory in the DRAM into which the two frames are stored is split into two halves, with each half being dedicated (using appropriate pointers) to a particular one of the two pictures.
MPEG uses three different picture types: Intra (I), Predicted (P) and Bidirectionally interpolated (B). As previously mentioned, B pictures are based on predictions from two pictures. One picture is from the future and one from the past. I pictures require no further decoding by the Temporal Decoder, but must be stored in one of the two ~1~5425 picture buffers for later use in decoding P and B pictures.
Decoding P pictures requires forming predictions from a previously decoded P or I picture. The decoded P picture is stored in a picture buffer for use decoding P and B pictures.
B pictures can require predictions form both of the picture buffers. However, B pictures are not stored in the external DRAM.
Note that I and P pictures are not output from the Temporal Decoder as they are decoded. Instead, I and P
pictures are written into one of the picture buffers, and are read out only when a subsequent I or P picture arrives for decoding. In other words, the Temporal Decoder relies on subsequent P or I pictures to flush previous pictures out of the two picture buffers, as further discussed hereinafter in the section on flushing. In brief, the Spatial Decoder can provide a fake I or P picture at the end of a video sequence to flush out the last P or I picture. In turn, this fake picture is flushed when a subsequent video sequence starts.
The peak memory band width load occurs when decoding B
pictures. The worst case is the B frame may be formed from predictions from both the picture buffers, with al?
predictions being made to half-pixel accuracy.
As previously described, the Temporal Decoder can be configured to provide MPEG picture reordering. With this picture reordering, the output of P and I pictures is delayed until the next P or I picture in the data stream starts to be decoded by the Temporal Decoder.
As the P or I pictures are reordered, certain tokens are stored temporarily on chip as the picture is written into the picture buffers. When the picture is read out for display, these stored tokens are retrieved. At the output of the Temporal Decoder, the DATA Tokens of the newly decoded P or I picture are replaced with DATA Tokens for the older P or picture.

~~ 2145425 l02 .fin contrast, H.261 makes predictions only from the picture just decoded. As each picture is decoded, it is written into one of the two picture buffers so it can be used in decoding the next picture. The only DRAM memory operations required are writing 8 x 8 blocks, and forming predictions with integer accuracy motion vectors.
In brief, the Video Formatter stores three frames or pictures. Three pictures need to be stored to accommodate such features as repeating or skipping pictures.
5. BITSTREAM CHARACTERISTICS
Referring now particularly to the Spatial Decoder of the present invention, it is helpful to review the bitstream characteristics of the encoded datastream as these characteristics must be handled by the circuitry of the 1~ Spatial Decoder and the Temporal Decoder. For example, under one or more compression standards, the compression ratio of the standard is achieved by varying the number of bits that i t uses to code the pictures of a picture. The number of bits can vary by a wide margin. Specif ically, this means that the length of a bitstream used to encode a referenced picture of a picture might be identified as being one unit long, another picture might be a number of units long, while still a third picture could be a fraction of that unit.
None of the existing standards (MPEG 1.2, JPEG, H.261) define a way of ending a picture, the implication being that when the next picture starts, the current one has finished.
Additionally, the standards (H.261 specifically) allow incomplete pictures to be generated by the encoder.
In accordance with the present invention, there is provided a way of indicating the end of a picture by using one of its tokens: PICTURE END. The still encoded picture data leaving the Start Code Detector consists of pictures starting with a PICTURE_START token and ending with a PICTURE END token, but still of widely varying length. There may be other information transmitted here (between the first and second picture), but it is known that the first picture has finished.
The data stream at the output of the Spatial Decoder consists of pictures, still with picture-starts and picture-ends, of the same length (number of bits) for a given sequence. The length of time between a picture-start and a picture-end may vary.
The Video Formatter takes these pictures of non-uniform time and displays them on a screen at a fixed picture rate determined by the type of display being driven. Different display rates are used throughout the world, e.g. PAL-NTSC
television standards. This is accomplished by selectively dropping or repeating pictures in a manner which is unique.
Ordinary "frame rate converters," e.g. 2-3 pulldown, operate with a fixed input picture rate, whereas the Video Formatter can handle a variable input picture rate.
6. RECOIdFIaURI~BLE BROCE88ING BTAC~E
Referring again to Figure 10, the reconfigurable processing stage (RPS) comprises a token decode circuit 33 which is employed to receive the tokens coming from a two wire interface 37 and input latches 34. The output of the token decode circuit 33 is applied to a processing unit 36 over the two-wire interface 37 and an action identification circuit 39. The processing unit 36 is suitable for processing data under the control of the action identification circuit 39. After the processing is completed, the processing unit 36 connects such completed signals to the output, two-wire interface bus 40 through output latches 41.
The action identification decode circuit 39 has an input from the token decode circuit 33 over the two-wire interface bus 40 and/or' from memory circuits 43 and 44 over two-wire interface bus 46. The tokens from the token decode circuit 33 are applied simultaneously to the action identification circuit 39 and the processing unit 36. 'the ~> action identification function as well as the RPS is described in further detail by tables and figures in a subsequent portion of this specification.
The functional block diagram in Figure 10 illustrates those stages shown in Figures 11, 12 and 13 which are not standard independent circuits. The data :flows through the token decode circuit 33, through the processing unit 36 and onto the two-wire interface circuit 42 through the output latches 41. I.f the Control Token is recognized by the RPS, it is decoded in the token decode circuit 3:3 and 1~~ appropriate action will be taken. If: it is not recogni:aed, it will be passed unchanged to the output two-wire interface 42 through the output circuit 41. The present invention operates as a pipeline processor having a two-wire interface for controlling the movement of control tokens through the pipeline. This feature o:E the invention is described in greater detail in the previously filed EPO patent publication EP 0 576 749 published June 2, 1999.
In the present :invention, t:he token decode circuit 33 is employed for identifying whether the token presently 2> entering through the two-wire interface 42 is a DATA token or control token. In the event that the token being examined by the token decode circuit 33 is recognized, it is exited to the action identification circuit 39 with a proper index signal or flag signal indicating that action is to be taken. At the same time, the token decode circuit 33 provides a proper flag or index signal to the processing unit 36 to alert it to th~= presence of the token being handled by the action identification circuit 39.

%'~ 214425 Control tokens may also be processed.
A more detailed description of the various types of tokens usable in the present invention will be subsequently described hereinafter. For the purpose of this portion of the specification, it is sufficient to note that the address carried by the control token is decoded in the decoder 33 and is used to access registers contained within the action identification circuit 39. When the token being examined is a recognized control token, the action identification circuit 39 uses its reconfiguration state circuit for distributing the control signals throughout the state machine. As previously mentioned, this activates the state machine of the action identification decoder 39, which then reconfigures itself. For example, it may change coding standards. In this way, the action identification circuit 39 decodes the required action for handling the particular standard now passing through the state machine shown with reference to Figure l0.
Similarly, the processing unit 36 which is under the control of the action identification circuit 39 is now ready to process the information contained in the data fields of the DATA token when it is appropriate for this to occur.
On many occasions, a control token arrives first, reconfigures the action identification circuit 39 and is immediately followed by a DATA token which is then processed by the processing unit 36. The control token exits the output latches circuit 41 over the output two-wire interface 42 immediately preceding the DATA token which has been processed within the processing unit 36.
In the present invention, the action identification circuit, 39, is a state machine holding history state. The registers, 43 and 44 hold information that has been decoded from the token decoder 33 and stored in these registers.

Such registers can be either on-chip or-off chip as needed.
These plurality of state registers contain action information connected to the action identification currently being identified in the action identification circuit 39. This action information has been stored from previously decoded tokens and can affect the action that is selected. The connection 40 is going straight from the token decode 33 to the action identification block 39. This is intended to show that the action can also be affected by the token that is to currently being processed by the token decode circuit 33.
In general, there is shown token decoding and data processing in accordance with the present invention. The data processing is performed as configured by the action identification circuit 39. The action is affected by a number of conditions and is affected by information generally derived from a previously decoded token or, more specifically, information stored from previously decoded tokens in registers 43 and 44, the current token under processing, and the state and history information that the action identification unit 39 has itself acquired. A
distinction is thereby shown between Control tokens and DATA
tokens.
In any RPS, some tokens are viewed by that RPS unit as being Control tokens in that they affect the operation of the RPS presumably at some subsequent time. Another set of tokens are viewed by the RPS as DATA tokens. Such DATA
tokens contain information which is processed by the RPS in a way that is determined by the design of the particular circuitry, the tokens that have been previously decoded and the state of the action identification circuit 39. Although a particular RPS identifies a certain set of tokens for that particular RPS control and another set of tokens as data, that is the view of that particular RPS. Another RPS can have a different view of the same token. Some of the tokens 21~~425 might be. viewed by one RPS unit as DATA Tokens while another RPS unit might decide that it is actually a Control Token.
For example, the quantization table information, as far as the Huffman decoder and state machine is concerned, is data, because it arrives on its input as coded data, it gets formatted up into a series of 8 bit words, and they get formed into a token called a quantization table taken (QUANT-TABLE) which goes down the processing pipeline. As far as that machine is concerned, all of that was data; it to was handling data, transforming one sort of data into another sort of data, which is clearly a function of the processing performed by that portion of the machine. However, when that information gets to the inverse quantizer, it stores the information in that token a plurality of registers. In fact, because there are 64 8-bit numbers and there are many registers, in general, many registers may be present. This information is viewed as control information, and then that control information affects the processing that is done on subsequent DATA tokens because it affects the number that you ~0 <i~ultiply each data word. There is an example where one stage viewed that token as being data and another stage viewed it as being control.
Token data, in accordance with the invention is almost universally viewed as being data through the machine. One of 2~ the important aspects is that, in general, each stage of circuitry that has a token decoder will be looking for a certain set of tokens, and any tokens that it does not recognize will be passed unaltered through the stage and down the pipeline, so that subsequent stages downstream of the 3 o current stage have the benef it of seeing those tokens and may respond to them. This is an important feature, namely there can be communication between blocks that are not adjacent to one another using the token mechanism.
Another important feature of the invention is that each of 214~42~
the stages of circuitry has the processing capability within it to be able to perform the necessary operations for each of the standards, and the control, as to which operations are to be performed at a given time, come as tokens. There is one processing element that differs between the different stages to provide this capability. In the state machine ROM of the parser, there are three separate entirely different programs, one for each of the standards that are dealt with. Which program is executed depends upon a CODING STANDARD token. In otherwords, each of these three programs has within it the ability to handle both decoding and the CODING_STANDARD
standard token. When each of these programs sees which coding standard, is to be decoded next, they literally jump to the start address in the microcode ROM for that particular program. This is how stages deal with multi-standardness.
Two things are affected by the different standards.
First, it affects what pattern of bits in the bitstream are recognized as a start-code or a marker code in order to reconfigure the shift register to detect the length of the start marker code. Second, there is a piece of information in the microcode that denotes what that start or marker code means. Recall that the coding of bits differs between the three standards. Accordingly, the microcode looks up in a table, specific to that compressor standard, something that is independent of the standard, i.e., a type of token that represents the incoming codes. This token is typically independent of the standard since in most cases, each of the various standards provide a certain code that will produce it.
The inverse quantizer 79 has a mathematical capability. The quantizer multiplies and adds, and has the ability to do all three compression standards which are configured by parameters. For example, a flag bit in the ROM
in control tells the inverse quantizer whether or not to add a constant, K. Another flag tells the inverse quantizer whether to add another constant. The inverse quantizer remembers in a register the CODING STANDARD token as it f lows by the quantizer. When DATA tokens pass thereafter, the inverse quantizer remembers what the standard is and it looks up the parameters that it needs to apply to the processing elements in order to perform a proper operation. For example, the inverse quantizer will look up whether K is set to 0, or whether it is set to 1 for a-particular compression standard, and will apply that to its processing circuitry.
In a similar sense the Huffman decoder 56 has a number of tables within it, some for JPEG, some for MPEG and some for H.261. The majority of those tables, in fact, will service more than one of those compression standards. Which tables are used depends on the syntax of the standard. The Huffman decoder works by receiving a command from the state machine which tells it which of the tables to use.
Accordingly, the Huffman decoder does not itself directly have a piece of state going into it, which is remembered and which says what coding it is performing. Rather, it is the combination of the parser state machine and Huffman decoder together that contain information within them.
Regarding the Spatial Decoder of the present invention, the address generation is modified and is similar to that shown in Figure 10, in that a number of pieces of information are decoded from tokens, such as the coding standard. The coding standard and additional information as well, is recorded in the registers and that affects the progress of the address generator state machine as it steps through and counts the macroblocks in the system, one after the other. The last stage would be the prediction filter 179 (Figure 17) which operates in one of two modes, either H.261 or MPEG and are easily identified.

~ 11D 21~~~~5 7. ML~,x,,T~;-STANDARD CODING
The system of the present invention also provides a combination of the standard-independent indices generation ..ircuits, which are strategically placed throughout the system in combination with the token decode circuits. For example, the system is employed fvr specifically decoding either the H.261 video standard, or the MPEG video standard or the JPEG video standard. These three compression coding standards specify similar processes to be done on the l0 arriving data, but the structure of the datastreams is different. As previously discussed, it is one of the functions of the Start Code Detector to detect MPEG start-codes, H.261 start-codes, and JPEG marker codes, and convert them all into a form, i.e., a control token which includes a token stream embodying the current coding standard. The control tokens are passed through the pipeline processor, and are used, i.e., decoded, in the state machines to which they are relevant, and are passed through other state machines to ~~hich the tokens are not relevant. In this regard, the DATA
z~ Tokens are treated in the same fashion, insofar as they are processed only in the state machines that are configurable by the control tokens into processing such DATA Tokens. In the remaining state machines, they pass through unchanged.
More specifically, a control token in accordance with 2~ the present invention, can consist of more than one word in the token. In that case, a bit known as the extension bit is set specifying the use of additional words in the token for carrying additional information. Certain of these additional control bits contain indices indicating information for use in corresponding state machines to create a set of standard ~:,dependent indices signals. The remaining portions of the token are used to indicate and identify the internal processing control function which is standard for all of the datastreams passing through the pipeline processor. In one ill form of the invention, the token extension is used to carry the current coding standard which is decoded by the relative token decode circuits distributed throughout the machine, and is used to reconfigure the action identification circuit 39 of stages throughout the machine wherever it is appropriate to operate under a new coding standard. Additionally, the token decode circuit can indicate whether a control token is related to one of the selected standards which the circuit was designed to handle.
More specifically, an MPEG start code and a JPEG marker are followed by an 8 bit value. The H.261 start code is followed by a 4 bit value. In this context, the Start Code Detector 51, by detecting either an MPEG start-code or a JPEG
marker, indicates that the following 8 bits contain the value associated with the start-code. Independently, it can then create a signal which indicates that it is either an MPEG
start code or a JPEG marker and not an H.261 start code. In this first instance, the 8 bit value is entered into a decode circuit, part of which creates a signal indicating the index and flag which is used within the current circuit for handling the tokens passing through the circuit. This is also used to insert portions of the control token which will be looked at thereafter to determine which standard is being handled. In this sense, the control token contains a portion indicating that it is related to an MPEG standard, as well as a portion which indicates what type of operation should be performed on the accompanying data. As previously discussed, this information is utilized in the system to reconf figure the processing stage used to perform the function required by the various standards created for that purpose.
For example, with reference to the H.261 start code, it is associated with a 4 bit value which follows immediately after the start code. The Start Code Detector passes this value into the token generator state machine. The value is 21454~~

applied to an 8 bit decoder which produces a 3 bit start number. The start number is employed to identify the picture-start of a picture number as indicated by the value.
The system also includes a multi-stage parallel processing pipeline operating under the principles of the two-wire interface previously described. Each of the stages comprises a machine generally taking the form illustrated in Figure 10. The token decode circuit 33 is employed to direct the token presently entering the state machine into the action identification circuit 39 or the processing unit 36, as appropriate. The processing unit has been previously reconfigured by the next previous control token into the form needed for handling the current coding standard, which is now entering the processing stage and carried by the next DATA
token. Further, in accordance with this aspect of the invention, the succeeding state machines in the processing pipeline can be functioning under one coding standard, i.e., H.261, while a previous stage can be operating under a separate standard, such as MPEG. The same two-wire interface is used for carrying both the control tokens and the DATA
Tokens.
The system of the present invention also utilizes control tokens required to decode a number of coding standards with a fixed number of reconfigurable processing stages. More specifically, the PICTURE END control token is employed because it is important to have an indication of when a picture actually ends. Accordingly, in designing a multi-standard machine, it is necessary to create additional control tokens within the multi-standard pipeline processing machine which will then indicate which one of the standard decoding techniques to use. Such a control token is the PICTURE_END token. This PICTURE_END token is used to indicate that the current picture has finished, to force the buffers to be flushed, and to push the current picture 214542"

through the decoder to the display.
a . xQLTI-8T71~TD71RD paOCE88I~iG CIRCOIT - 8EC0~1D
MODE O~ OBER71TI0,1 A compression standard-dependent circuit, in the form of the previously described Start Code Detector, is suitably interconnected to a compression standard-independent circuit over an appropriate bus. The standard-dependent circuit is connected to a combination dependent-independent circuit over the same bus and an additional bus. The standard-independent circuit applies additional input to the standard dependent-independent circuit, while the latter provides information back to the standard-independent circuit. Information from the standard-independent circuit is applied to the output over another suitable bus. Table 600 illustrates that the multiple standards applied as the input to the standard-dependent Start Code Detector 51 include certain bit streams which have standard-dependent meanings within each encoded bit stream.
9. START-CODE DETECTOR
As previously indicated the Start Code Detector, in accordance with the present invention, is capable of taking MPEG, JPEG and H.261 bit streams and generating from them a sequence of proprietary tokens which are meaningful to the rest of the decoder. As an example of how multi-standard decoding is achieved, the MPEG (1 and 2) picture_start-code, the H . 2 61 picture_start-code and the JPEG start of_scan ( SOS ) marker are treated as equivalent by the Start Code Detector, and all will generate an internal PICTURE START token. In a similar way, the MPEG sequence-start_code and the JPEG SOI
(start_of-image) marker both generate a machine sequence_start token. The H.261 standard, however, has no equivalent start code. Accordingly, the Start Code Detector, ,~.,, 214 5 4 2 in r~~p9nse to the first H.261 picture-start_code, will generate a sequence_start token.
None of the above described images are directly used other than in the SCD. Rather, a machine PICTURE-START
token, for example, has been deemed to be equivalent to the PICTURE_START images contained in the bit stream.
Furthermore, it must be borne in mind that the machine PICTURE_START by itself, is not a direct image of the PICTURE_START in the standard. Rather, it is a control token 1~~ which is used in combination with other control tokens to provide standard-independent decoding which emulates the operation of the images in each of the compression coding standards. The combination of control tokens in combination with the reconfiguration of circuits, in accordance with the 1~ information carried by control tokens, is unique in and of itself, as well as in further combination with indices and/or flags generated by the token decode circuit portion cf a respective state machine. A typical reconfigurable state ~achine will be described subsequently.
"; Referring again to Table 600, there are shown the names of a group of standard images in the left column. In the right column there are shown the machine dependent control tokens used in the emulation of the standard encoded signal which is present or not used in the standard image.
25 With reference to Table 600, it can be seen that a machine sequence_start signal is generated by the Start Code Detector, as previously described, when it decodes any one of the standard signals indicated in Table 600. The Start Code Detector creates sequence_start, group_start, sequence_end, 3o slice_start, user-data, extra-data and PICTL'RE_START tokens for application to the two-wire interface which is used throughout the system. Each of the stages which operate in conjunction with these control tokens are configured by t~°-contents of the tokens, or are configured by indices Great=~' by contents of the tokens, and are prepared to handle data which is expected to be received when the picture DATA Token arrives at that station.
~s previously described, one of the compression S standards, such as H.261, does not have a sequence_start image in its data stream, nor does it have a PICTLTRE_E:~ID
image in its data stream. The Start Code Detector indicates the PICTL'RE_END point in the incoming bit stream and creates a PICTURE_END token. In this regard, the system of the present invention is intended to carry data words that are fully packed to contain a bit of information in each of the register positions selected for use in the practice of the present invention. To this end, 15 bits have been selected as the number of bits which are passed between two start 15 codes. Of course, it will be appreciated by one of ordinary skill in the art, that a selection can be made to include either greater or fewer than 15 bits. In other words, all i5 bits of a data word being passed from the Start Code Detector into the DRAM interface are required for proper operation.
Accordingly, the Start Code Detector creates extra bits, galled padding, which it inserts into the last word of a DATA
Token. For purposes of illustration 15 data bits has been selected. .
To perform the Padding operation, in accordance with the 2~ present invention, binary O followed by a number of binary 1's are automatically inserted to complete the 15 bit data word. This data is then passed through the coded data buffer and presented to the Huffman decoder, which removes the padding. Thus, an arbitrary number of bits can be passed 3o through a buffer of fixed size and width.
In one embodiment, a slice start control token is used to identify a slice of the picture. A slice_start contrcl token is employed to segment the picture into smaller regions. The size of the region is chosen by the encoder, and t~,e .Mart Code Detector identif ies this unique pattern of the s 1 ice start code in order f or .the machine-dependent state stages, located downstream from the Start Code Detector, to segment the picture being received into smaller regions. The size of the region is chosen by the encoder, recognized by the Start Code Detector and used by the recombination circuitry and control tokens to decompress the encoded picture. The slice_start_codes are principally used for error recovery.
1C The start codes provide a unique method of starting up the decoder, and this will subsequently be described in further detail. There are a number of advantages in placing the Start Code Detector before the coded data buffer, as opposed to placing the Start Code Detector after the coded i5 data buffer and before .the Huffman decoder and video demultiplexor. Locating the Start Code Detector before the first buffer allows it to 1) assemble the tokens, 2) decode the standard control signals, such as start codes, 3) pad the bitstream before the data goes into the buffer, and 4) create the proper sequence of control tokens to empty the buffers, pushing the available data from the buffers into the Huffman Decoder.
Most of the control token output by the Start Code Detector directly reflect syntactic elements of the various 25 picture and video coding standards. The Start Code Detector converts the syntactic elements into control tokens. In addition to these natural tokens, some unique and/or machine-dependent tokens are generated. The unique tokens include those tokens which have been specifically designed for use ;0 with the system of the present invention which are unique in and of themselves, and are employed for aiding in the multi-standard nature of the present invention. Examples of such unique tokens include PICTURE_END and CODING_STANDARD.
Tokens are also introduced to remove some of the syntactic differences between the coding standards and to function in co-operation with the error conditions. The automatic token generation is done after the serial analysis of the standard-dependent data. Therefore, the Spatial Decoder responds equally to tokens that have been supplied directly to the input of the Spatial Decoder, i.e. the SCD, as well as to tokens that have been generated following the detection of the start-codes in the coded data. A sequence of extra tokens is inserted into the two- wire interface in 1C order to control the multi-standard nature of the present invention.
The MPEG and Fi.261 coded video streams contain standard dependent, non-data, identifiable bit patterns, one of which is hereinafter called a start image and/or standard-dependent code. A similar function is served in JPEG, by marker codes.
These start/marker codes identify significant parts of the syntax of the coded datastream. The analysis of start/:tarker codes perf ormed by the Start Code Detector is the first stage in parsing the coded data.
20 The start/marker code patterns are designed so that they can be identified without decoding the entire bit stream.
Thus, they can be used, in accordance with the present invention, to assist with error recovery and decoder start-up. The Start Code Detector provides facilities to detect 25 errors in the coded data construction and to assist the start-up of the decoder. The error detection capability of the Start Code Detector will subsequently be discussed in further detail, as will the process of starting up of the decoder.
The aforementioned description has been concerned primarilty with the characteristics of the machine-dependent bit stream and its relationship with the addressing characteristics of the present invention. The following description is of the bit stream characteristics of the standard-dependent coded data with reference to the Start Code Detector.
Each of the standard compression encoding systems employs a unique start code configuration or image which has been selected to identify that particular compression specification. Each of the start codes also carries with it a start code value. The start code value is employed to identify within the language of the standard the type of operation that the start code is associated with. In the i0 multi-standard decoder of the present invention, the compatibility is based upon the control token and DATA token configuration as previously described. Index signals, including flag signals, are circuit-generated within each state machine, and are described hereinafter as appropriate.
The start and/or marker codes contained in the standards, as well as other standard words as opposed to data -Nords, are sometimes identified as images to avoid confusion with the use of code and/or machine-dependent codes to refer to the contents of control and/or DATA tokens used in the ;,machine. Also, the term start code is often used as a generic term to refer to JPEG marker codes as well as MPEG
and H.261 start codes. Marker codes and start codes serve the same purpose. Also, the term "flush" is used both to refer to the FLUSH token, and as a verb, for example when 2'S referring to f lushing the Start Code Detector shift registers (including the signal "flushed"). To avoid confusion, the FLUSH token is always written in upper case. All other uses of the term (verb or noun) are in lower case.
The standard-dependent coded input picture input stream comprises data and start images of varying lengths. The start iT,ages carry with them a value telling the user what operation is to be performed on the data which immediately follows according to the standard. However, in the multi-standard pipeline processing system of the present invention, where compatibility is required for multiple standards, the system has been optimized for handling all functions in. all standards. Accordingly, in many situations, unique start control tokens must be created which are compatible not only with the values contained in the values of the encoded signal standard image, but which are also capable of controlling the various stages to emulate the operation of the standard as represented by specified parameters for each standard which are we7.1 know in the art.
It is important to understand the relationship between tokens which, alone or in combination with other control tokens, emulate the nondat~a information contained in the standard bit stream. A separate set of index signals, including flag signals, are generated by each state machine to handle some of the processing within that state machine.
Values carried in the :standards can be used to access machine dependent control signals to emulate the handling of the standard data and non-data signals. For example, the slice start token is a two word token, and it is then entered onto the two-wire interface as previously described.
The data input to the system of the present invention may be a data source from any suitable data source such as disk, tape, et.c., the data source providing 8 bit data to the first functional stage in the Spatial Decoder, the Start Code Detector 51 (Figure 1l). The Start Code Detector includes three shift registers; the first shift register is 8 bits wide, the next. is 24 bits wide, and the next is 15 bits wide. Each of the registers is part of the two-wire interface. The data from the data source is loaded into the first register as a single 8 bit byte during one timing cycle. Thereafter, the contents of the first shift 119a register is shifted one bit at a time into the decode (second) shift register. After z4 cycles, the 24 bit register is full.

Every 8 cycles, the 8 bit bytes are loaded into the first shift register. Each byte is loaded into the value shift register 221 (Figure 20), and 8 additional cycles are used to empty it and load the shift register 231. Eight cycles are used to empty it, so after three of those operations or 24 cycles, there are still three bytes in the 24 bit register. The value decode shift register 230 is still empty.
Assuming that there is now a PIC'TURE_START word in the 24 bit shift register, the detect cycle recognizes the PICTURE START code pattern and provides a start signal as its output. Once the detector has detected a start, the byte following it is the value associated with that start code, and this is currently sitting in the value register 221.
Since the contents of the detect shift register has been identified as a start code, its contents must be removed.from the two wire interface to ensure that no further processing takes place using these 3 bytes. The decode register is emptied, and the value decode shift register 230 waits for the value to be shifted all the way over to such register.
The contents now of the low order bit positions of the value decode shift register contains a value associated with the PICTURE START. The Spatial Decoder equivalent to the standard PICTURE_START signal is referred to as the SD
PICTURE_START signal. The SD PICTURE_START signal itself is going to now be contained in the token header, and the value is going to be contained in the extension word to the token header.
10. TO1CEN8 In the practice of the present invention, a token is a universal adaptation unit in the form of an interactive interfacing messenger package for control and/or data functions and is adapted for use with a reconfigurable proce.~,s~ng stage (RPS) which is a, Stage, which in response to a recognized token, reconfigures itself to perform various operations.
Tokens may be either position dependent or position independent upon the processing stages for performance of various functions. Tokens may also be metamorphic in that they can be altered by a processing stage and then passed down the pipeline for performance of further functions.
Tokens may interact with all or less than all of the stages and in this regard may interact with adjacent and/or non-adjacent stages. Tokens may be position dependent for some functions and position independent for other functions, and the specific interaction with a stage may be conditioned by the previous processing history of a stage.
A PICTURE END token is a way of signalling the end of a picture in a multi-standard decoder.
A multi-standard token is a way of mapping MPEG, JPEG
and H.261 data streams onto a single decoder using a mixture of standard dependent and standard independent hardware and control tokens.
A SEARCH MODE token is a technique for searching MPEG, .,'PEG and H.261 data streams which allows random access and enhanced error recovery.
A STOP AFTER_PICTURE token is a method of achieving a 2~ clear end to decoding which signals the end of a picture and clears the decoder pipeline, i.e., channel change.
Furthermore, padding a token is a way of passing an arbitrary number of bits through a fixed size, fixed width buffer.
The present invention is directed to a pipeline processing system which has a variable configuration which uses tokens and a two-wire system. The use of control tokens and DATA Tokens in combination with a two-wire syste-, facilitates a multi-standard system capable of having ~zz extene~~ed operating capabilities as compared with those systems which do not use control tokens.
The control tokens are generated by circuitry within the decoder processor and emulate the operation of a number of different type standard-dependent signals passing into the serial pipeline processor for handling. The technique used is to study all the parameters of the multi-standards that are selected for processing by the serial processor and noting 1) their similarities, 2) their dissimilarities, 3) 1~ their needs and requirements and 4) selecting the correct token function to effectively process all of the standard signals sent into the serial processor. The functions of the tokens are to emulate the standards. A control token function is used partially as an emulation/translation 1~ bet~reen the standard dependent signals and as an element to transmit control information through the pipeline processor.
In prior art system, a dedicated machine is designed according to well-known techniques to identify the standard and then set up dedicated circuitry by way of microprocessor interfaces. Signals from the microprocessor are used to control the flow of data through the dedicated downstream components. The selection, timing and organization of this decompression function is under the control of fixed logic circuitry as assisted by signals coming from the 2S :~,icroprocessor.
In contrast, the system of the present invention configures the downstream functional stages under the control of the control tokens. An option is provided for obtaining needed and/or alternative control from the MPU.
~u The tokens provide and make a sensible format fcr ~.o~.:~unicating information through the decompression circuit pipeline processor. In the design selected hereinafter a;-...
used in the preferred embodiment, each word of a token is 3 -.ini."u~ cf 8 bits wide, and a single token can extend ;,~.~e~

one or more words. The width of the taken is changeable and can be selected as any number of bits. An extension bit indicates whether a token is extended beyond the current -Nord, i.e., if it is set to binary one in all words of a token, except the last word of a token. If the first word of a token has an extension bit of zero, this indicates that the token is only one word long.
Each token is identified by an address f field that starts at bit 7 of the first word of the token. The address field iv is variable in length and can potentially extend over nultiple words. In a preferred embodiment, the address is no longer than 8 bits long. However, this is not a limitation on the invention, but on the magnitude of the processing steps elected to be accomplished by use of these tokens. It ~5 is to be noted under the extension bit identification label that the extension bit in words 1 and 2 is a 1, signifying that additional words will be coming thereafter. The extension bit in word 3 is a zero, therefore indicating the end of that token.
The token is also capable of variable bit length. For example, there are 9 bits in the token word plus the extension bit for a total of 10 bits. In the design of the present invention, output buses are of variable width. The output from the Spatial Decoder is 9 bits wide, or 10 bits 2~ wide when the extension bit is included. In a preferred embodiment, the only token that takes advantage of these extra bits is the DATA token; all other tokens ignore this extra bit. It should be understood that this is not a limitation, but only an implementation.
Through the use of the DATA token and control token ~:onfiguration, it is possible to vary the length of the data bei,~,g carried by these DATA tokens in the sense of the number of bits ; n one word. For example, it has been discussed t:-:at data bits i.~. word of a DATA Token can be combined with the data bits in another word of the same DATA token to form an 11 bit or 10 bit address for use in accessing the random access memories used throughout this serial decompression processor. This provides an additional degree of variability that facilitates a broad range of versatility.
As previously described, the DATA token carries data from one processing stage to the next. Consequently, the characteristics of this token change as it passes through the decoder. For example, at the input to the Spatial Decoder, 1o DATA Tokens carry bit serial coded video data packed into 3 bit words. Here, there is no limit to the length of each token. However, to illustrate the versatility of this aspect of the invention (at the output of the Spatial Decoder circuit), each DATA Token carries exactly 64 words and each word is 9 bits wide. More specifically, the standard encoding signal allows for different length messages to encode different intensities and details of pictures. The first picture of a group normally carries the longest nu~~ber of data bits because it needs to provide the most informaticn to the processing unit so that it can start the decompression with as much information as possible. words which follow later are typically shorter in length because they contain the difference signals comparing the first word with reference to the second position on the scan information field.
The words are interspersed with each other, as required by the standard encoding system, so that variable amounts of data are provided into the input of the Spatial Decoder.
However, after the Spatial Decoder has functioned, the i:~formation is provided at its output at a picture for~at rate suitable for display on a screen. The output rate in terms of time of the spatial decoder may vary in order t~
interface with various display systems throughout the wcr'~~, such as ;~TSC, CAL and SECAM. The video formatter convey=s this variable picture rate to a constant picture rate suitable for display. However, the picture data is still carried by DATA tokens consisting of 64 words.
11. DRl~II I~ffERlllCa A single high performance, configurable DRAM interface is used on each of the 3 decoder chips. In general, the DRAM
interface on each chip is substantially the same; however, the interfaces differ from one to another in how they handle channel priorities. This interface is designed to directly drive the external DRAMs used by the Spatial Decoder, the Temporal Decoder and the Video Formatter. Typically, no external logic, buffers or components will be required. to connect the DRAM interface to the DRAMs in those systems.
In accordance with the present invention, the interface is configurable in two ways:
1. The detailed timing of the interface can be configured to accommodate a variety of different DRAM types.
2. The width of the data interface to the DRAM can be configured to provide a cost/performance trade off for different applications.
In general, the DRAM interface is a standard-independent block implemented on each of the three chips in the system.
Again, these are the Spatial Decoder, Temporal Decoder and video formatter. Referring again to Figures 11, 12 and 13, these figures show block diagrams that depict the relationship between the DRAM interface, and the remaining blocks of the Spatial Decoder, Temporal Decoder and video formatter, respectively. On each chip, the DRAM interface connects the chip to an external DRAM. External DRAM is used because, at present, it is not practical to fabricate on chip the relatively large amount of DRAM needed. Note: each chip has its own external DRAM and its own DRAM interface.

;,~ 2145425 Furthermore, while the DRAM interface is compression standard-independent, it still. must be configured to implement each of the multiple standards, H.261, JPEG and 'PEG. How the DRAM interface is reconfigured for multi-standard operation will be subsequently further described herein.
Accordingly, to understand the operation of the DRA.u interface requires an understanding of the relationship between the DRAM interface and the address generator, and hcw to the two communicate using the two wire interface.
In general, as its name implies, the address generator generates the addresses the DRAM interface needs in order to address the DRAM (e.g., to read from or to write to a particular address in DRAM). With a two-wire interface, reading and writing only occurs when the DRAM interface has both data (from preceding stages in the pipeline), and a valid address (from address generator). The use of a separate address generator simplifies the construction cf both the address generator and the DRAM interface, as discussed further below.
~n the present invention, the DRAM interface can operate from a clock which is asynchronous to both the address generator and to the clocks of the stages through which data is passed. Special techniques have been used to handle this asynchronous nature of the operation.
Data is typically transferred between the DRAM interface and the rest of the chip in blocks of 64 bytes (the only exception being prediction data in the Temporal Decoder).
Transfers take place by means of a device known as a "swing buffer". This is essentially a pair of RAMS operated in a 3cuble-buffered configuration, with the DRAM interface filling or emptying one RAM while another part of the ch'_p empties or f ills the other RAM. A separate bus which carries an address fron an address generator is associated with eac:~.

.. 2145425 swing buffer.
In the present invention, each of the chips has four swing buffers, but the function of these swing buffers is different -.
in each case. In the spatial decoder, one swing buffer is used to transfer coded data to the DRAM, another to read coded data from the DRAM, the third to transfer tokenized data to the DRAM and the fourth to read tokenized data from the DRAM. In the Temporal Decoder, however, one swing buffer is used to write intra or predicted picture data to the DRAM, the second to read intra or predicted data from the DRAM and the other two are used to read forward and backward prediction data. In the video formatter, one swing buffer is used to transfer data to the DRAM and the other three are used to read data from the DRAM, one for each of luminance (Y) and the red and blue color difference data (Cr and Cb, respectively).
The following section describes the operation of a hypothetical DRAM interface which has one write swing buffer and one read swing buffer. Essentially, this is the same as the operation of the Spatial Decoder's DRAM interface. The operation is illustrated in Figure 23.
Figure 23 illustrates that the control interfaces between the address generator 301, the DRAM interface 302, and the remaining stages of the chip which pass data are all two wire interfaces. The address generator 301 may either generate addresses as the result of receiving control tokens, or it may merely generate a fixed sequence of addresses (e.g. , for the FIFO buffers of the Spatial Decoder) . The DRAM interface treats the two wire interfaces associated with the address generator 301 in a special way. Instead of keeping the accept line high when it is ready to receive an address, it waits for the address generator to supply a valid address , processes that address and then sets the accept 1 ine high for one clock period. Thus, it implements a reguest/acknowledge (REQ/ACK) protocol.
A unique feature of the DRAM interface 302 is its ability to communicate independently with the address generator 301 and with the stages that provide or accept the data. For example, the address generator may generate an address associated with the data in the write swing buffer (Figure 24), but no action will be taken until the write swing buffer signals that there is a block of data ready to be written to the external DRAM. Similarly, the write swing buffer may contain a block of data which is ready to be written to the external DRAM, but no action is taken until an address is supplied on the appropriate bus from the address generator 301. Further, once one of the RAMS in the write swing buffer has been filled with data, the other may be completely filled and "swung" to the DRAM interface side before the data input is stalled (the two-wire interface accept signal set low).
In understanding the operation of the DRAM interface 302 of the present invention, it is important to note that in a 2o properly configured system, the DRAM interface will be able to transfer data between the swing buffers and the external DRAM 303 at least as fast as the sum of all the average data rates between the swing buffers and the rest of the chip.
Each DRAM interface 302 determines which swing buffer it will service next. In general, this will either be a "round robin" (i.e., the next serviced swing buffer is the next available swing buffer which has least recently had a turn), or a priority encoder, (i.e., in which some swing buffers have a higher priority than others). In both cases, an additional request will come from a refresh request generator which has a higher priority than all the other requests. The refresh request is generated from a refresh counter which can be programmed via the microprocessor interface.
Referring now to Figure 24, there is shown a block 21~54~J

diagram of a write swing buffer. The write swing buffer interface includes two blocks of RAM, RAM1 311 and RAM2 312.
As discussed further herein, data is written into RAM1 311 and RAM2 312 from the previous stage, under the control of the write address 313 and control 314. From RAM1 311 and RAM2 312, the data is written into DRAM 515. When writing data into DRAM 315, the DRAM row address is provided by the address generator, and the column address is provided by the write address and control, as described further herein. In operation, valid data is presented at the input 316 (data in). Typically, the data is received from the previous stage. As each piece of data is accepted by the DRAM
interface, it is written into RAM1 311 and the write address control increments the RAM1 address to allow the next piece of data to be written into RAM1. Data continues to be written into RAM1 311 until either there is no more data, or RAM1 is full. When RAM1 311 is full, the input side gives up control and sends a signal to the read side to indicate that RAM1 is now ready to be read. This signal passes between two asynchronous clock regimes and, therefore, passes through three synchronizing flip flops.
Provided RAM2 312 is empty, the next item of data to arrive on the input side is written into RAM2. Otherwise, this occurs when RAM2 312 has emptied. When the round robin or priority encoder (depending on which is used by the particular chip) indicates that it is now the turn of this swing buffer to be read, the DRAM interface reads the contents of RAM1 311 and writes them to the external DRAM
315. A signal is then sent back across the asynchronous interface, to indicate that RAM1 311 is now ready to be filled again.
If the DRAM interface empties RAM1 311 and "swings" it before the input side has filled RAM2 312 , then data can be 214542' accepted by the swing buffer continually. Otherwise, when RAM2 is filled, the swing buffer will set its accept single low until RAM1 has been "swung" back for use by the input side.
The operation of a read swing buffer, in accordance with the present invention, is similar, but with the input and output data busses reversed.
The DRAM interface of the present invention is designed to maximize the available memory bandwidth. Each 8x8 block of data is stored in the same DRAM page. In this way, full use can be made of DRAM fast page access modes, where one row address is supplied followed by many column addresses. In particular, row addresses are supplied by the address generator, while column addresses are supplied by the DRAM
15 interface, as discussed further below.
In addition, the facility is provided to allow the data bus to the external DRAM to be 8, 16 or 32 bits wide.
accordingly, the amount of DRAM used can be matched to the size and bandwidth requirements of the particular application.
~n this example (which is exactly how the DRAM interface on the Spatial Decoder works) the address generator provides the DRAM interface with block addresses for each of the read and write swing buffers. This address is used as the row 25 address for the DRAM. The six bits of column address are supplied by the DRAM interface itself, and these bits are also used as the address for the swing buffer RAM. The data bus to the swing buffers is 32 bits wide. Hence, if the bus width to the external DRAM is less than 32 bits, two or four external DRAM accesses must be made before the next word is read fro: a write swing buffer or the next word is written to a read swing buffer (read and write refer to the direction of transfer relative to the external DRAM).
The situation is more complex in the case of the ,~ 2~~54z~

Temporal Decoder and the Video Formatter. The Temporal Decoder s addressing is more complex because of its predictive aspects as discussed further in this section. The video formatter's addressing is more complex because of multiple video output standard aspects, as discussed further in the sections relating to the video formatter.
As mentioned previously, the Temporal Decoder has four swing buffers: two are used to read and write decoded intra and predicted (I and P) picture data. These operate as l0 described above. The other two are used to receive prediction data. These buffers are more interesting.
In general, prediction data will be offset from the position of the block being processed as specified in the motion vectors in x and y. Thus, the block of data to be retrieved will not generally correspond to the block boundaries of the data as it was encoded (and written into the DRAM). This is illustrated in Figure 25, where the shaded area represents the block that is being formed whereas the dotted outline represents the block from which it is being predicted. The address generator converts the address specified by the motion vectors to a block offset (a whole number of blocks), as shown by the big arrow, and a pixel offset, as shown by the little arrow.
In the address generator, the frame pointer, base block address and vector offset are added to form the address of the block to be retrieved from the DRAM. If the pixel offset is zero, only one request is generated. If there is an offset in either the x or y dimension then two requests are generated, i.e., the original block address and the one immediately below. With an offset in both x and y, four requests are generated. For each block which is to be retrieved, the address generator calculates start and stop addresses which is best illustrated by an example.
Consider a pixel offset of (1,1), as illustrated by the '''~ 214542 . 132 shaded area in Figure 26. The address generator makes four requests, labelled A through D in the Figure. The problem to be solved is how to provide the required sequence of row addresses quickly. The solution is to use "start/stop"
technology, and this is described below.
Consider block A in Figure 26. Reading must start at position (1,1) and end at position (7,7). Assume for the moment that one byte is being read at a time (i.e., an 8 bit DRAM interface). The x value in the.co-ordinate pair forms the three LSBs of the address, the y value the three MSB.
The x and y start values are both 1, providing the address, 9. Data is read from this address and the x value is incremented. The process is repeated until the x value reaches its stop value, at which point, the y value is incremented by 1 and the x start value is reloaded, giving an address of 17. As each byte of data is read, the x value is again incremented until it reaches its stop value. The process is repeated until both x and y values have reached their stop values. Thus, the address sequence of 9, 10, 11, 12, 13, 14, 15, 17..., 23, 25, ...,31, 33,...,...,57,...,63 is generated.
In a similar manner, the start and stop co-ordinates for block B are: (1,0) and (7,0), for block C: (0,1) and (0,7), and for block D: (0,0) and (0,0).
The next issue is where this data should be written.
Clearly, looking at block A, the data read from address 9 should be written to address 0 in the swing buffer, while the data from address 10 should be written to address 1 in the swing buffer, and so on. Similarly, the data read from address 8 in block 8 should be written to address 15 in the swing buffer and the data from address 16 should be written to address 15 in the swing buffer. This function turns out to have a very simple implementation, as outlined below.
Consider block A. At the start of reading, the swing '~ 2145425 buffer address register is loaded with the inverse of the stop value. The y inverse stop value forms the 3 MSBs and the x inverse stop value forms the 3 LSB. In this case, while the DRAM interface is reading address 9 in the external DRAM, the swing buffer address is zero. The swing buffer address register is then incremented as the external DRAM
address register is incremented, as consistent with proper prediction addressing.
The discussion so far has centered on an 8 bit DRAM
interface. In the case of a 16 or 32 bit interface, a few minor modifications must be made. First, the pixel offset vector must be "clipped" so that it points to a 16 or 32 bit boundary. In the example we have been using, for block_A, the first DRAM read will point to address 0, and data in addresses 0 through 3 will be read. Second, the unwanted data must be discarded. This is performed by writing all the data into the swing buffer (which must now be physically larger than was necessary in the 8 bit case) and reading with an offset. When performing MPEG half-pel interpolation, 9 bytes in x and/or y must be read from the DRAM interface. In this case, the address generator provides the appropriate start and stop addresses. Some additional logic in the DRAM
interface is used, but there is no fundamental change in the way the DRAM interface operates.
The final point to note about the Temporal Decoder DRAM
interface of the present invention, is that additional information must be provided to the prediction filters to indicate what processing is required on the data. This consists of the following:
a "last byte" signal indicating the last byte of a transfer (of 64,72 or 81 bytes);
an H.261 flag;
a bidirectional prediction flag;
two bits to indicate the block's dimensions (8 or 9 bytes 134 214~42~
in x .and y) ; and a two bit number to indicate the order of the blocks.
The last byte flag can be generated as the data is read out of the swing buffer. The other signals are derived from the address generator and are piped through the DRAM
interface so that they are associated with the correct block of data as it is read out of the swing buffer by the prediction filter block.
In the Video Formatter, data is written into the external DRAM in blocks, but is read out in raster order.
writing is exactly the same as already described for the Spatial Decoder, but reading is a little more complex.
The data in the Video Formatter, external DRAM is organized so that at least 8 blocks of data fit into a single page. These 8 blocks are 8 consecutive horizontal blocks.
when rasterizing, 8 bytes need to be read out of each of 8 consecutive blocks and written into the swing buffer (i.e., the same row in each of the 8 blocks).
Considering the top row (and assuming a byte-wide interface), the x address (the three LSBS) is set to zero, as is the y address (3 MSBS). The x address is then incremented as each of the first 8 bytes are read out. At this point, the top part of the address (bit 6 and above - LSB = bit 0) is incremented and the x address (3 LSBS) is reset to zero.
This process is repeated until 64 bytes have been read. With a 16 or 32 bit wide interface to the external DRAM the x address is merely incremented by two or four, respectively, instead of by one.
In the present invention, the address generator can signal to the DRAM interface that less than 64 bytes should be read (this may be required at the beginning or end of a raster line), although a multiple of 8 bytes is always read.
This is achieved by using start and stop values. The start value is used for the top part of the address (bit 5 a.~..:

13~ 214542 above), and the stop value is compared with the start value to generate the signal which indicates when reading should stop.
The DRAM interface timing block in the present invention uses timing chains to place the edges of the DRAM signals to a precision of a quarter of the system clock period. Two quadrature clocks from the phase locked loop are used. These are combined to form a notional 2x clock. Any one chain is then made from two shift registers in parallel, on opposite phases of the 2x clock.
First of all, there is one chain for the page start cycle and another for the read/write/refresh cycles. The length of each cycle is programmable via the microprocessor interface, after which the page start chain has a fixed length, and the cycle chain's length changes as appropriate during a page start.
On reset, the chains are cleared and a pulse is created.
The pulse travels along the chains and is directed by the state information from the DRAM interface. The pulse generates the DRAM interface clock. Each DRAM interface clock period corresponds to one cycle of the DRAM, consequently, as the DRAM cycles have different lengths, the DRAM interface clock is not at a constant rate.
Moreover, additional timing chains combine the pulse from the above chains with the information from the DRAM
interface to generate the output strobes and enables such as notcas, notras, notwe, notbe.
1Z : PREDICTIOld FILTERB
Referring again to Figures 12, 17, 18, and more particularly to Figure 12, there is shown a block diagram of the Temporal Decoder. This includes the prediction filter.
The relationship between the prediction filter and the rest of the elements of the temporal decoder is shown in greater detail in Figure 17. The essence of the structure of the prediction filter is shown in Figures 18 and 28. A detailed description of the operation of the prediction filter can be found in the section, "More Detailed Description of the Invention."
In general, the prediction filter in accordance with the present invention, is used in the MPEG and H.261 modes, but not in the JPEG mode. Recall that in the JPEG mode, the Temporal Decoder just passes the data through to the Video Formatter, without performing any substantive decoding beyond that accomplished by the Spatial Decoder. Referring again to Figure 18, in the MPEG mode the forward and backward prediction filters are identical and they filter the respective MPEG forward and backward prediction blocks. In the H.261 mode, however, only the forward prediction filter is used, since H.261 does not use backward prediction.
Each of the two prediction filters of the present invention is substantially the same. Referring again to Figures 18 and 28 and more particularly to Figure 28, there is shown a block diagram of the structure of a prediction filter. Each prediction filter consists of four stages in series. Data enters the format stage 331 and is placed in a format that can be readily filtered. In the next stage 332 an I-D prediction is performed on the X-coordinate. After the necessary transposition is performed by a dimension buffer stage 333, an I-D prediction is performed on the Y-coordinate in stage 334. How the stage perform the filtering is further described in greater detail subsequently. Which filtering operations are required, are defined by the compression standard. In the case of H.261, the actual filtering performed is similar to that of a low pass filter.
Referring again to Figure 17, multi-standard operation requires that the prediction filters be reconfigurable to perform either MPEG or H.261 filtering, or to perform no filtering at all in JPEG mode. As with many other reconf igurable aspects of the three chip system, the prediction filter is reconfigured by means of tokens. Tokens are also used to inform the address generator of the particular mode of operation. In this way, the address generator can supply the prediction filter with the addresses of the needed data, which varies significantly between MPEG
and JPEG.
i3. ACCE88ING REGI8TER8 Most registers in the microprocessor interface (MPI) can only be modified if the stage with which they are associated is stopped. Accordingly, groups of registers will typically be associated with an access register. The value zero in an access register indicates that the group of registers associated with that particular access register should not be modified. Writing 1 to an access register requests that a stage be stopped. The stage may not stop immediately, however, so the stages access register will hold the value, zero, until it is stopped.
Any user software associated with the MPI and used to perform functions by way of the MPI should wait "after writing a 1 to a request access register" until 1 is read from the access register. If a user writes a value to a configuration register while its access register is set to zero, the results are undefined.
11. MICRO-PROCE880R INTERFACE
A standard byte wide micro-processor interface (MPI) is used on all circuits with in the Spatial Decoder and Temporal Decoder. The MPI operates asynchronously with various Spatial and Temporal Decoder clocks. Referring to Table A.6.1 of the subsequent further detailed description, there is shown the various MPI signals that are used on this interface. The character of the signal is shown on the input/output column, the signal name is shown on the signal name column and a description of the function of the signal is shown in the description column. The MPI
electrical specification are shown with reference to Table A.6.2. All the specifications are classified according to type and there types are shown in the column entitled symbol. The description of what these symbols represent is shown in the parameter column. The actual specifications are shown in the respective columns min, max and units.
The DC operating conditions can be seen with reference to Table A.6.3. Here the column headings are the same as with reference to Table A.6.2. The DC electrical characteristics are shown with reference to Table A.6.4 and carry the same column headings as depicted in Tables A.6.2 and A.6.3.
15. MPI READ TIMING
The AC characteristics of the MPI read timing diagrams are shown with reference to Figure 54. Each line of the Figure is labelled with a corresponding signal name and the timing is given in nano-seconds. The full microprocessor interface read timing characteristics are shown with reference to Table A.6.5. The column entitled Number is used to indicate the signal corresponding to the name of that signal as set forth in the characteristic column. The columns identified by MIN and MAX provide the minimum length of time that the signal is present the maximum amount of time that this signal is available. The Units column gives the units of measurement used to describe the signals.
16. MBI IiRITE TIMING
The general description of the MPI write timing diagrams are shown with reference to Figure 54. This Figure shows each individual signal name as associated with tha MPI
write timing. The name, the characteristic of the signal, and other various physical characteristics are shown with reference to Table 6.6.
17. xEYHOLE 11DDRE88 LOC11TZON8 In the present invention, certain less frequently accessed memory map locations have been placed behind keyhole registers. A keyhole register has two registers associated with it. The first register is a keyhole address register and the second register is a keyhole data register. The keyhole address specifies a location within a extended address space. A read or a write operation to a keyhole data register accesses the locations specified by the keyhole address register. After accessing a keyhole data register, the associated keyhole address register increments. Random access within the extended address space is only possible by writing in a new value to the keyhole address register for each access. A circuit within the present invention may have more than one keyhole memory maps. Nonetheless, there is no interaction between the different keyholes.
18. PICTURE-END
Referring again to Figure 1l, there is shown a general block diagram of the Spatial Decoder used in the present invention. It is through the use of this block diagram that the function of PICTURE END will be described.
The PICTURE END function has the multi-standard advantage of being able to handle H.261 encoded picture information, MPEG and JPEG signals.
As previously described, the system of Figure 11 is interconnected by the two wire interface previously described. Each of the functional blocks is arranged to operate according to the state machine configuration shown with reference to Figure 10.
In general, the PICTURE END function in accordance with the invention begins at the Start Code Detector which generates a PICTURE END control token. The PICTURE END
control token is passed unaltered through the start-up control circuit to the DRAM interface. Here it is used to flush out the write swing buffers in-the DRAM interface.
Recall, that the contents of a swing buffer are only written to RAM when the buffer is full. However, a picture may end at a point where the buffer is not full, therefore, causing the picture data to become stuck. The PICTURE END
token forces the data out of the swing buffer.
Since the present invention is a multi-standard machine, the machine operates differently for each compression standard. More particularly, the machine is fully described as operating pursuant to machine-dependent action cycles. For each compression standard, a certain number of the total available action cycles can be selected by a combination of control tokens and/or output signals from the MPU or they can be selected by the design of the control tokens themselves. In this regard, the present invention is organized so as to delay the information from going into subsequent blocks until all of the information has been collected in an upstream block. The system waits until the data has been prepared for passing to the next stage. In this way, the PICTURE_END signal is applied to the coded data buffer, and the control portion of the PICTURE_END signal causes the contents of the data buffers to be read and applied to the Huffman decoder and video demultiplexor circuit.
Another advantage of the PICTURE_END control token is to identify, for the use by the Huffman decoder demultiplexor, the end of picture even though it has not had the typically expected full range and/or number of signals applied to the Huffman decoder and video demultiplexor circuit. In this situation, the informaticn held in the coded data buffer is applied to the Huffman decoder and video demultiplexor as a total picture. In this way, the state machine of the Huffman decoder and video demultiplexor can still handle the data according to system design.
Another advantage of the PICTURE_END control token is its ability to completely empty the coded data buffer so that no stray information will inadvertently remain in the off chip DRAM or in the swing buffers.
Yet another advantage of the PICTURE_END function is 15 its use in error recovery. For example, assume the amount of data being held in the coded data buffer is less than is typically used for describing the spatial information with reference to a single picture. Accordingly, the last picture will be held in the data buffer until a full swing buffer, but, by definition, the buffer will never fill. At sore point, the machine will determine that an error condition exits. Hence, to the extent that a PICTL'RE_END
token is decoded and forces the data in the coded data buffers to be applied to the Huffman decoder and video 25 demultiplexor, the final picture can be decoded and the information emptied from the buffers. Consequently, the machine will not go into error recovery mode and will successfully continue to process the coded data.
A still further advantage of the use of a PICTL'RE_END
token is that the serial pipeline processor will continue the processing of uninterrupted data. Through the use of a PICTC:RE_END token, the serial pipeline processor is configured to handle less than the expected amount of data and, therefore, continues processing. Typically, a pricr ~A

' . 142 art machine would stop itself because of an error condition. As previously described, the coded data buffer counts macroblocks as they come into its storage area. In addition, the Huffman Decoder and Video Demultiplexor generally know the amount of information expected for decoding each picture, i.e., the state machine portion of the Huffman decode and Video Demultiplexor know the number of blocks that it will process during each picture recovery cycle. When the correct number of blocks do not arrive from the coded data buffer, typically an error recovery routine would result. However, with the PICTURE_END
control token having reconfigured the Huffman Decoder and Video Demultiplexor, it can continue to function because.
the reconfiguration tells the Huffman Decoder and Video Demultiplexor that it is, indeed, handling the proper amount of information.
Referring again to Figure 10, the Token Decoder portion of the Buffer Manager detects the PICTURE_END
control token generated by the Start Code Detector. Under normal operations, the buffer registers fill up and are emptied, as previously described with reference to the normal operation of the swing buffers. Again, a swing buffer which is partially full of data will not empty until it is totally filled and/or it knows that it is time to empty. The PICTURE_END control token is decoded in the Token Decoder portion of the Buffer Manager, and it forces the partially full swing buffer to empty itself into the coded data buffer. This is ultimately passed to the Huffman Decoder and Video Demultiplexor either directly or through the DRAM interface.
19. FhOSHING OPERATIOld Another advantage of the PICTURE_END control token is its function in connection with a FLUSH token. The FLUSH

, 214~42~

token is not associated with either controlling the reconfiguration of the state machine or in providing data for the system. Rather, it completes prior partial signals for handling by the machine-dependant state machines. Each of the state machines recognizes a FLUSH control token as information not to be processed. Accordingly, the FLUSH
token is used to fill up all of the remaining empty parts of the coded data buffers and to allow a full set of information to be sent to the Huffman Decoder and Video Demultiplexor. In this way, the FLUSH token is like padding for buffers.
The Token Decoder in the Huffman circuit recognizes the FLUSH token and ignores the pseudo data that the FLUSH
token has forced into it. The Huffman Decoder then operates only on the data contents of the last picture buffer as it existed prior to the arrival of the PICTURE END token and FLUSH token. A further advantage of the use of the PICTURE END token alone or in combination with a FLUSH
token is the reconfiguration and/or reorganization of the 2o Huffman Decoder circuit. With the arrival of the PICTURE END token, the Huffman Decoder circuit knows that it will have less information than normally expected to decode the last picture. The Huffman decode circuit finishes processing the information contained in the last picture, and outputs this information through the DRAM
interface into the Inverse Modeller. Upon the identification of the last picture, the Huffman Decoder goes into its cleanup mode and readjusts for the arrival of the next picture information.
ZO. FLQSH FUNCTION
The FLUSH token, in accordance with the present invention, is used to pass through the entire pipeline processor and to ensure that the buffers are emptied and that other circuits are reconfigured to await the arrival of new data. More specifically, the present invention comprises a combination of a PICTURE END token, a padding word and a FLUSH token indicating to the serial pipeline processor that the picture processing for the current picture form is completed. Thereafter, the various state machines need reconfiguring to await the arrival of new data for new handling. Note also that the FLUSH Token acts as a special reset for the system. The FLUSH token resets each stage as it passes through, but~allows subsequent stages to continue processing. This prevents a loss of data. In other words, the FLUSH token is a variable reset, as opposed to, an absolute reset.
I1. BTOB-11F'T8R BICTURE
The STOP AFTER PICTURE function is employed to shut down the processing of the serial pipeline decompressing circuit at a logical point in its operation. At this point, a PICTURE END token is generated indicating that data is finished coming in from the data input line, and the padding operation has been completed. The padding function fills partially empty DATA tokens. A FLUSH token is then generated which passes through the serial pipeline system and pushes all the information out of the registers and forces the registers back into their neutral stand-by condition. The STOP AFTER PICTURE event is then generated and no more input is accepted until either the user or the system clears this state. In other words, while a PICTURE END token signals the end of a picture, the STOP AFTER PICTURE operation signals the end of all current processing.
22. MOLTI-STANDARD - SE!\RCH MODE
Another feature of the present invention is the use of a SEARCH MODE control token which is used to reconfigure the input to the serial pipeline processor to look at the incoming bit stream. when the search mode is set, the Start Code Detector searches only for a specific start code or marker used in any one of the compression standards. It will be appreciated, however, that, other images from other data bitstreams can be used for this purpose. Accordingly, these images can be used throughout this present invention to change it to another embodiment which is capable of using the combination of control tokens, and DATA tokens along with the reconfiguration circuits, to provide similar processing.
The use of search mode in the present invention is convenient in many situations including 1) if a break in.
the data bit stream occurs; 2) when the user breaks the data bit stream by purposely changing channels, e.g., data arriving, by a cable carrying compressed digital video;. or 3) by user activation of fast forward or reverse from a controllable data source such as an optical disc or video disc. In general, a search mode is convenient when the user interrupts the normal processing of the serial pipeline at a point where the machine does not expect such an interruption.
When any of the search modes are set, the Start Code Detector looks. for incoming start images which are suitable for creating the machine independent tokens. All data coming into the Start Code Detector prior to the identification of standard-dependent start images is discarded as meaningless and the machine stands in an idling condition as it waits this information.
The Start Code Detector can assume any one of a number of configurations. For example, one of these configurations allows a search for a group of pictures or higher start codes. This pattern causes the Start Code Detector to discard all its input and look for the group start standard image. When such an image is identified, the Start Code Detector generates a GROTJP_START
token and the search mode is reset automatically.
It is important to note that a single circuit, the Huffman Decoder and Video Demultiplex circuit, is operating with a combination of input signals including the standard-independent set-up signals, as well as, the CODING_STANDARD
signals. The CODING_STANDARD signals are conveying information directly from the incoming bit stream as required by the Huffman Decoder and Video Demultiplex circuit. Nevertheless, while the functioning of the Huffman Decoder and Video Demultiplex circuit is under the operation of the standard independent sequence of signals.
This mode of operation has been selected because it is the most efficient and could have been designed wherein special control tokens are employed for conveying the .
standard-dependent input to the Huffman Decoder and Video Demultiplexer instead of conveying the actual signals themselves.
2 0 2 3 . IIdVERBE htODELhER
Inverse modeling is a feature of all three standards, and is the same for all three standards. In general, DATA
tokens in the token buffer contain information about the values of the quantized coefficients, and about the number of zeros between the coefficients that are represented (a form of run length coding). The Inverse Modeller of the present invention has been adapted for use with tokens and simply expands the information about runs of zeros so that each DATA Token contains the requisite 64 values.
Thereafter, the values in the DATA Tokens are quantized coefficients which can be used by the Inverse Quantizer.
24. INVERSE QOANTIZER

14~ 215425 The Inverse Quantizer of the present invention is a required element in the decoding sequence, but has been implemented in such away to allow the entire IC set to handle multi-standard data. In addition, the Inverse Quantizer has been adapted for use with tokens. The Inverse Quantizer lies between the Inverse modeller and inverse DCT (IDCT).
For example, in the present invention, an adder in the Inverse Quantizer is used to add a constant to the pel decode number before the data moves on to the IDCT.
The IDCT uses the pel decode number, which will vary according to each standard used to encode the information.
In order for the information to be properly decoded, a value of 1024 is added to the decode number by the Inverse Quantizer before the data continues on to the IDCT.
Using adders, already present in the Inverse _ Quantizer, to standardize the data prior to it reaching the IDCT, eliminates the need for additional circuitry or software in the IC, for handling data compressed by the various standards. Other operations allowing for multi-standard operation are performed during a "post quantization function" and are discussed below.
The control tokens accompanying the data are decoded and the various standardization routines that need to be performed by the Inverse Quantizer are identified in detail below. These "post quantization" functions are all implemented to avoid duplicate circuitry and to allow the IC to handle multi-standard encoded data.
25. BUFFHAN DECODER l~ldD P11R8ER
Referring again to Figures 11 and 27, the Spatial Decoder includes a Huffman Decoder for decoding the data that the various compression standards have Huffman-encoded. While each of the standards, JPEG, MPEG and H.261, require certain data to be Huffman encoded, the Huffman decoding required by each standard differs in some significant ways. In the Spatial Decoder of the present invention, rather than design and fabricate three separate Huffman decoders, one for each standard, the present invention saves valuable die space by identifying common aspects of each Huffman Decoder, and fabricating these common aspects only once. Moreover, a clever multi-part algorithm is used that makes common more aspects of each Huffman Decoder common to the other standards as well than would otherwise be the case.
In brief, the Huffman Decoder 321 works in conjunction with the other units shown in Figure 27. These other units are the Parser State Machine 322, the inshifter 323, the Index to Data unit 324, the ALU 325, and the Token Formatter 326. As described previously, connection between these blocks is governed by a two wire interface. A more detailed description of how these units function is subsequently described herein in greater detail, the focus here is on particular aspects of the Huffman Decoder, in accordance with the present invention, that support multi-standard operation.
The Parser State Machine of the present invention, is a programmable state machine that acts to coordinate the operation of the other blocks of the Video Parser. In response to data, the Parser State Machine controls the other system blocks by generating a control word which is passed to the other blocks, side by side with the data, upon which this control word acts. Passing the control word alongside the associated data is not only useful, it is essential, since these blocks are connected via a two-wire interface. In this way, both data and control arrive at the same time. The passing of the control word is indicated in Figure 27 by a control line 327 that runs 2~.~54~~

bensath the data line 328 that connects the blocks. Among other things, this code word identifies the particular standard that is being decoded.
The Huffman decoder 321 also performs certain control functions. In particular, the Huffman Decoder 321 contains a state machine that can control certain functions of the Index to Data 324 and ALU 325. Control of these units by the Huffman Decoder is necessary for proper decoding of block-level information. Having the-Parser State Machine 322 make these decisions would take too much time.
An important aspect of the Huffman Decoder of the present invention, is the ability to invert the coded data bits as they are read into the Huffman Decoder. This is needed to decode H.261 style Huffman codes, since the particular type of Huffman code used by H.261 (and substantially by MPEG) has the opposite polarity then the codes used by JPEG. The use of an inverter, thereby, allows substantially the same table to be used by the Huffman Decoder for all three standards. Other aspects of haw the Huffman Decoder implements all three standards are discussed in further detail in the "More Detailed Description of the Invention" section.
The Index to Data unit 324 performs the second part of the multi-part algorithm. This unit contains a look up table that provides the actual Huffman decoded data.
Entries in the table are organized based on the index numbers generated by the Huffman Decoder.
The ALU 325 implements the remaining parts of the multi-part algorithm. In particular, the ALU handles sign-extension. The ALU also includes a register file which holds vector predictions and DC predictions, the use of which is described in the sections related to prediction filters. The ALU, further, includes counters that count through the structure of the picture being decoded by the 214~42~

Spatial Decoder. In particular, the dimensions of the picture are programmed into registers associated with the counters, which facilitates detection of start of picture," and start of macroblock codes.
In accordance with the present invention, the Token Formatter 326 (TF) assembles decoded data into DATA tokens that are then passed onto the remaining stages or blocks in the Spatial Decoder.
In the present invention, the in shifter 323 receives data from a FIFO that buffers the data passing through the Start Code Detector. The data received by the inshifter is generally of two types: DATA tokens, and start codes which the Start Code Detector has replaced with their respective tokens, as discussed further in the token section. Note that most of the data will be DATA tokens that require decoding.
The In shifter 323 serially passes data to the Huffman Decoder 321. On the other hand, it passes control tokens in parallel. In the Huffman decoder, the Huffman encoded data is decoded in accordance with the first part of the multi-part algorithm. In particular, the particular Huffman code is identified, and then replaced with an index number.
The Huffman~Decoder 321 also identifies certain data that requires special handling by the other blocks shown in Figure 27. This data includes end of block and escape. In the present invention, time is saved by detecting these in the Huffman Decoder 321, rather than in the Index to Data unit 324.
This index number is then passed to the Index to Data unit 324. In essence, the Index to Data unit is a look-up table. In accordance with one aspect of the algorithm, the look-up table is little more than the Huffman code table specified by JPEG. Generally, it is in the condensed data format that JPEG specifies for transferring an alternate JPEG table.
From the Index to Data unit 324, the decoded index number or other data is passed, together with the accompanying control word, to the ALU 325, which performs the operations previously described.
From the ALU 325, the data and control word is passed to the Token Formatter 326 (TF). In the Token Formatter, the data is combined as needed with the control word to form tokens. The tokens are then conveyed to the next stages of the Spatial Decoder. Note that at this point, there are as many tokens as will be used by the system.
Z 6 . I11o8R8B DISCRETE C08INE TRIIIdBFORM
The Inverse Discrete Cosine Transform (IDCT), in accordance with the present invention, decompresses data related to the frequency of the DC component of the picture. When a particular picture is being compressed, the frequency of the light in the picture is quantized, reducing the overall amount of information needed to be stored. The IDCT takes this quantized data and decompresses it back into frequency information.
The IDCT operates on a portion of the picture which is 8x8 pixels in size. The math which performed on this data is largely governed by the particular standard used to encode the data. However, in the present invention, significant use is made of common mathematical functions between the standards to avoid unnecessary duplication of circuitry.
Using a particular scaling order, the symmetry between the upper and lower portions of the algorithms is increased, thus common mathematical functions can be reused which eliminates the need for additional circuitry.

The. IDCT responds to a number of multi-standard tokens.
The first portion of the IDCT checks the entering data to ensure that the DATA tokens are of the correct size for processing. In fact, the token stream can be corrected in some situations if the error is not too large.
27. BUFFER MANAGER
The Buffer Manager of the present invention, receives incoming video information and supplies the address generators with information on the timing of the datas to arrival, display and frame rate. Multiple buffers are used to allow changes in both the presentation and display rates. Presentation and display rates will typically vary in accordance with the data that was encoded and the monitor on which the information is being displayed. Data 15 arrival rates will generally vary according to errors in encoding, decoding or the source material used to create the data. When information arrives at the Buffer Manager, it is decompressed. However, the data is in an order that is useful for the decompression circuits, but not for the particular display unit being used. When a block of data enters the Buffer Manager, the Buffer Manager supplies information to the address generator so that the block of data can be placed in the order that the display device can use. In doing this, the Buffer Manager takes into account 25 the frame rate conversion necessary to adjust the incoming data blocks so they are presentable on the particular display device being used.
In the present invention, the Buffer Mnager primarily supplies information to the address generators.
30 .nevertheless, it is also required to interface with other elements of the system. For example, there is an inter'ace with an input FIFO which transfers tokens to the Buffer Manager which, in turn, passes these tokens on to the ~wr~='-addre,~s~ generators.
The Buffer Manager also interfaces with the display address generators, receiving information on whether the display device is ready to display new data. The Buffer Manager also confirms that the display address generators have cleared information from a buffer for display.
The Buffer Manager of the present invention keeps track of whether a particular buffer is empty, full, ready for use or in use. It also keeps track of the presentation number associated with the particular data in each buffer.
In this way, the Buffer Manager determines the states of the buffers, in part, by making only one buffer at a time ready for display. Once a buffer is displayed, the buffer is in a "vacant" state. When the Buffer Manager receives a ~5 PICTURE_START, FLUSH, valid or access token, it determines the status of each buffer and its readiness to accept new data. For example, the PICTURE_START token causes the Buffer Manager to cycle through each buffer to find one which is capable of accepting the new data.
2o The Buffer Manager can also be configured to handle the ,«ulti-standard requirements dictated by the tokens it receives. For example, in the H.261 standard, data maybe skipped during display. If such a token arrives at the Buffer Mnager, the data to be skipped will be flushed from 25 the buffer in which it is stored.
Thus, by managing the buffers, data can be effectively displayed according to the compression standard used to encode the data, the rate at which the data is decoded and the particular type of display device being used.

214542) The foregoing description is believed to adequately describe the overall concepts, system implementation and operation of the various aspects of the invention in sufficient detail to enable one of ordinary skill in the art to make and practice the invention with all of its attendant features, objects and advantages.
However, in order to facilitate a further, more detailed in depth understanding of the invention; and additional details in connection with even more specific, commercial implementation of various embodiments of the invention, the following further description and explanation is preferred.

This is a more detailed description for a multi-standard video decoder chip-set. It is divided into three main sections: A, B and C.
Again, for purposes of organization, clarity and convenience of explanation, this additional disclosure is set forth in the following sections.
Description of features common to chips in the chip-set:
- Tokens 'Two wire interfaces DRAM interf ace Microprocessor interface Clocks Description of the Spatial Decoder chip 'Description of the Temporal Decoder chip SECTION A.1 -The first description section covers the majority of the electrical design issues associated with using the chip-set.
A.i.i Typographic conv~ations A small set of typographic conventions is used to emphasize some classes of information:
NAIrIEB OF TOlCENB
wire name active high signal wire name active low signal register name -SECTI~~I A.? Video Decoder Family ~30 MHz operation Decodes MPEG, JPEG & H.261 Coded data rates to 25 Mb/s Video data rates to 21 MB/s ~MPEG resolutions up to 704 x 480, 30 Hz, 4:2:0 Flexible chroma sampling formats Full JPEG baseline decoding Glue-less page mode DRAM interface 208 pin PQFP package -Independent coded data and decoder clocks ~Re-orders MPEG picture sequence The Video decoder family provides a low chip count solution for implementing high resolution digital video decoders. The chip-set is currently configurable to support three different video and picture coding systems:
JPEG, MPEG and H.261.
Full JPEG baseline picture decoding is supported.
%20 x 400, 30 Hz, 4:2:2 JPEG encoded video can be decoded in real-time.
CIF (Common Interchange Format) and QCIF H.261 video can be decoded. Full feature MPEG video with formats up to 740 x 430, 30 Hz, 4:2:0 can be decoded.
tote: The above values are merely illustrative, by way of example and not necessarily by way of limitation, of one embodiment of the present invention. Accordingly, it will be appreciated that other values and/or ranges may be used.
A.2.1 System configurations A.2.1.1 output formatting In each of the examples given below, some form of output formatter will be required to take the data presented at the output of the Spatial Decoder or Temporal Decoder and 2i454~~

re-for~ma~ it for a computer or display system. The details of this formatting will vary between applications. In a simple case, all that is required is an address generator to take the block formatted data output by the decoder chip and write it into memory in a raster order.
The Image Formatter is a single chip VLSI device providing a wide range of output formatting functions.
A.2.1.2 JPEG still picture decoding A single Spatial Decoder, with no-off-chip DRAM, can rapidly decode baseline JPEG images. The Spatial Decoder will support all features of baseline JPEG. However, the image size that can be decoded may be limited by the size of the output buffer provided by the user. The characteristics of the output formatter may limit the chroma sampling formats and color spaces that can be supported.
A.2.1.3 JPEG video decoding Adding off-chip DRAMS to the Spatial Decoder allows it to decode JPEG encoded video pictures in real-time. The size and speed of the required buffers will depend on the video and coded data rates. The Temporal Decoder is not required to decode JPEG encoded video. However, if a Temporal Decoder is present in a multi-standard decoder chip-set, it will merely pass the data through the Temporal Decoder without alteration or modification when the system is configured for JPEG operation.
A.2.1.4 Ii.261 decoding The Spatial Decoder and the Temporal Decoder are both required to implement an H.261 video decoder. The DRAM
interfaces on both devices are configurable to allow the quantity of DRAM required for proper operation to be reduced when working with small picture formats and at low coded data rates. Typically, a single 4Mb (e.g. 512k x o) DRAM will be required by each of the Spatial Decoder and 214542r the T~t~p~ral Decoder.
A.2.1.5 MPEG decoding The configuration required for MPEG operation is the sa:~e as for H.261. However, as will be appreciated by one of ordinary skill in the art, larger DRAM buffers may be required to support the larger picture formats possible with MPEG.

214~42~

SECTION A.3 Tokens 1~.3.i Toxea loraat In accordance with the present invention, tokens provide an extensible format for communicating information through the decoder chip-set. While in the present invention, each word of a Token is a minimum of 8 bits wide, one of ordinary skill in the art will appreciate that tokens can be of any width. Furthermore, a single Token can be spread over one or more words; this is accomplished using an extension bit in each word. The formats for the tokens are summarized in Table A.3.1.
The extension bit indicates whether a Token continues into another word. It is set to 1 in all words of a Token except the last one. If the first word of a Token has an extension bit of 0, this indicates that the Token is only one word long.
Each Token is identified by an Address Field that starts in bit 7 of the first word of the Token. The Address Field is of variable length and can potentially extend over multiple words (in the current chips no address is more than 8 bits long, however, one of ordinary skill in the art will again appreciate that addresses can be of any length).
Some interfaces transfer more than 8 bits of data. For example, the output of the Spatial Decoder is 9 bits wide (10 bits including the extension bit). The only Token that takes advantage of these extra bits is the DATA Token. The DATA Token can have as many bits as are necessary for carrying out processing at a particular place in the system. All other Tokens ignore the extra bits.

A.3.2 ''I'hp DATA Token The DATA Token carries data from one processing stage to the next. Consequently, the characteristics of this Token change as it passes through the decoder. Furthermore, the meaning of the data carried by the DATA Token varies depending on where the DATA Token is within the system, i.e., the data is position dependent. In this regard, the data may be either frequency domain or Pel domain data depending on where the DATA Token is within the Spatial Decoder. For example, at the input of the Spatial Decoder, DATA Tokens carry bit serial coded video data packed into 8 bit words. At this point, there is no limit to the length of each Token. In contrast, however, at the output of the Spatial Decoder each DATA Token carries exactly 64 words and each word is 9 bits wide.
A.3.3 Using Token formatted data In some applications, it may be necessary for the circuitry that connect directly to the input or output of the Decoder or chip set. In most cases it will be sufficient to collect DATA Tokens and to detect a few Tokens that provide synchronization information (such as PICTURE_START). In this regard, see subsequent sections A.16, "Connecting to the output of Spatial Decoder", and A.19, "Connecting to the output of the Temporal Decoder".
As discussed above, it is sufficient to observe activity on the extension bit to identify when each new Token starts. Again, the extension bit signals the last word of the current token. In addition, the Address field can be tested to identify the Token. Unwanted or unrecognized Tck:ens can be consumed (and discarded) without knowledge of t;~eir content. However, a recognized token causes an appropriate action to occur.

Fur'~hermore, the data input to.the Spatial Decoder can either be supplied as bytes of coded data, or in DATA
Tokens (see Section A.10, "Coded data input"). Supplying Tokens via the coded data port or via the microprocessor interface allows many of the features of the decoder chip set to be configured from the data stream. This provides an alternative to doing the configuration via the micro processor interface.

I Z~ t Tokan Name ~ Feference~
6 ( ~ 0 I
a i I

o ~ OUANT_SCALE
t I
I
I
~
I

I I I PREDICTION MODE
I

t j I (reserved) I

I ' MVD_fORWARDS
' o i o ( ~
I
I

I o I I I I I MVD_9ACKWARDS I
~
t o o I I ~UANT_TABLE
I t o I
I
o o of oI I DATA
o' t o I
I ' I COMPONENT_NAME
' t ' o ~
o I
o I
o ' t DEFINE_SAMPLING
I
o I
o I
o I
t I
I

' . I JPEG TABLE_SELECT
' .
o I
o I
t I
o j ' I t j MPEG_TABLE_SELECT
;, t t I
o I
o i ' o I TEMPORAL_REFRENCE
' o t I
I I
o I
' I

I ' o t MPEG_DCH TABLE
I I I
t I
o I
t i i . t 0 (reserved) ;
t i I

I

0 i t (reserved) t I
j I
t I

j ' (reserved) SAVE STATE
' I
t I
t I

I
o I

( I

i t t (reserved) RESTORE
,' I STATE
t !
t j o I

I
o I

' . o TIME CODE
t I
!
t I
o j o I
t I

t : 1 t (reserved) t I I
. i t I

I

~. 0Io~0 NULL
oaI
OI

'. 0 0 0 0 (reserved) i t ~

G o 0 0 0 t (res6rved) I I I I I

I

0 ' 0 0 t (reserved) 0 t j I

I

i o o o SEQUENCE START
o I ~
i o o I
I o t I

I o o GROUP_START
. I
o o o I
I t t I
o I

o ' t PICTUflE START I
o ~
I a o I
t I
o I
o o I t t SLICE_START I
o i i t I
o I
o i i ~ o SEDUNCE_END
' I
o o !
o i t I
o I
t o ! CODING_STANDARD
o i t I
o I
t I
o I
' o ; P1CTURE_END I
o I
t I
o I
t ~
' I
o of FLUSH I
of t;
o~
tI
tI
t o I FIELD_INFO I
o !
t I
t ~

~

I

( Table A.3.1 Summary of Tokens 7 I 4 0 Token Name Reference fi 9 I I
Z
~
t I

o I t o MAX_COMP_ID
o ~ ;
j t t o I
~ o ~

o i t o EXTENSION_DATA
o'~ I I
o t t I I ;
o o ' o t USER_OATA
o I I
o t ;
t ~
t o . t t t o DHT_MARKER
o I I
; o o o ~ t t t o DaT_MAflKER
o ~ I
~ t o o . t (reserved) DNL_MARKER
o ;
~ o o I
t I
t I
t o i (reserved) DRI_MARKER
o t o ~
t I
t' t j t I
t i t (reserved) '~
t i t j j t ' ~

I

1 t (reserved) ;
t I

j j I
t t ~ 1 (reserved) 1 j I
t ( t i t (reserved) t i j t t I

j I

i t '~ ~ BtT_RATE
t t j I
t o I I
o o ~
t t : t I VBV_BUfFR_SIZE
t i o j t I
t t I
o tt~ VBV_DELAY
t~
of tl tl ti o t ; PICTURE_TYPE
t '.
t I
o ~
t I
t I
t j t I t t PICTURE_RATE l j ' , ~
t o ~ j o j o ~
o ~~ t t PEL_ASPECT
j i o I
o I
o ~
t t HORIZONTAL_SIZE
'~, o ~
o '~
t ~
o t t t VERTICAL_SIZE
~ ; ~
t o I ~
o I
t ~
t t t BROKEN CLOSED I i ; I
t o j I
t I
o I
o ~

j t t o CONSTRAINED ;
t i i I
t o t ~ ~
t t t t t t 0 (reserved) SPECTRAL_LIMIT
~ ; ~ I
t 0 I I

t DEFINE MAX_SAMPLING
I
o I
t I
t ~
t t t t (reserved) t I
j t ~

I

I

t t (reserved) I I
t t j I
O
j O
( t 1 1 t (reserved) '. ; i 1 t I I--Q
i t ~
O

t 1 t (reserved) ~ i I
1 t ~ I
~
i t I
t i t t HORIZONTAL_MBS ~ I
.t ' I
t t j j t ~
o p t VERTICAL_MBS
I
t I
t j o j t ' ' t (reserved) I
~ !
' t ~
t !
t I

I

t ' I (reserved) t t ~

' t j t i t Table .3.1 Summary of Toke ns (contd) A

A.3.4 Deaoriptfon of Toxens This section documents the Tokens which are implemented in the Spatial Decoder and the Temporal Decoder chips in accordance with the present invention; see Table A.3.2.
Note:
."r" signifies bits that are currently reserved and carry the value 0 .unless indicated all integers are unsigned 214542' I
I S i D
E!I 4 0 7 .

' i ~

eSCnpUOn i I t' ~ ! . BIT_RATE test mto only 1 0 t t 0 II ~

' I
1 ' ;

i r I p o f I
1;j I r Carri r r th ~ MPEG
r i ~
r '-es ;~b~b! DIbIb IbIb e b b t rate parameter R. Generated by :~e ru"-ian ' i i I decoder when decoding an MPEG bistream.
O;b b t7b b ~_ I b b b I ' l ' b - an 18 bit integer as defined by MPE G

1 1~ 0 o o I BROKEN_CLOSED
I; ! 1 ~ j ' j I rr r r c b 0 r ~ i i ;
I ', r II ~ j Carries two MPEG tfags bits:
'' ~ ' i ' Ii ~
- closed~op i ~~ ~ I
i II I I I D braken_tink t 1 I 01 o 0 t CODING_STANDARD
I 0 '; I !

;

o ss; ss s1 sis , s~

I . I! ; i s - an 9 bit integer indicating the I current coding standard. The ;

' ~ ', ; values currenny assigned are:

i i '~ , 0 H.261 i i I ' I ' I ; .JPEG

i !
i 2 - MPEG

1 t o 0' c c COMPONENT_NAME
~I1 0 ; I
0 .
. ' ' 0~n nn,n n!n n n. I

~ , Communicates the relationship between I a component ID anC ~e i . I I ' component name. See also ...
I

I ' c 2 bit Component ID
I~

Ii ' I; j ; n - 8 bit component'name' i !

II' '1 o o t CONSTRAINED
' '' i ~ !
1 ' ~
' ' Olr rr r r c r ; j l r j ! c carries the constrained~arameters_'1dg decoded ~or, an ' I ' I MPEG bitstream.

Table A.3.2 Tokens implemented in the Spatial Decoder and Temporal Decoder (Sheet 1 of 9) 214542r E 7 ~ 1 Destnpt~on 6 . ~ i j 0 < j 3 ~

i t oI o; DATA ' o~
o~
o;
~ ~
ci c 1Id; dl d;
d'i d!
d~
d;
d Carries data through the decoder ~h~p-set .

0'd ; c - a 2 bit integer component 10 d , (see A.3.5. t ). ~a 5eid d i d j d .
d I
d ', d I i is not defined for Tokens that carry I coded da:a i-aver tan :,~xel information).

t t ', DEFINE_MAX_SAMPLING
1 t t i t i o ~ 1 I t ~ t 1~r i r .
r ~
r ~
r ( r I
hl h ~ Max. Horizontal and Vertical sampling numbers. "~.ese describe 0 r ; viv r' r I
r i r ~
r ' I the maximum number of blocks horizontallyNert:cally ' i in any j j component of a macroblock. See A.3.5.2 I
I h 2 bit horizontal sampling number.
i I

I ~ v - 2 bit vertical sampling number.
I

t ~ DEFINE_SAMPLING I
t I
o ~
o i o t ! c j c l I r r ~ ~l ~
r j r r l l r l h l h H orizontal and Vertical sampling numbers for a partkular colour ;

O r i v v r ' r ' r I
r ~
r ' I ~ ~ component. S.e A.3.5.2 ~ I
' i I

~
~II i c - 2 bit component ID. ' l , ' I ;
I

I
I I ~~ h 2 bit horizontal sampling number.
i ;

I I
i i v - 2 bit verflcal sampling number.

o'I o t o o DfiT MARKER I
. o ' - ;
i o ~
1 ~
' This Token informs the Video Demux that the DATA Tokan ~;at I
I ~ follows Contains the specification j of a Hutfman table described I i using the JPEG'detine Huttman table j ~ ~ i segment syntax. W'as',;~en ~

i ', , I is only valid when the coding standard I ~ I is configt;red as JP=G.
I

i ~ I I ?his Token is generated by the start code deter:br during JP=a I decoding when a DHT marker has been ' i I enccun;ered in the data i I' ~ ' ' , I ~ j stream.
I ~

Table A.3.2 Tokens implemented in the Spatial Decoder and Temporal Dscodsr (Sheet 2 of 9) '"~'~ 214545 EL7 6 ; 5 j a ~ 3 '. 2 . t o I Descnonon o ~ o I o o ; t i t y t I t ~, o DNL_MARKER
I i This Token informs the video Demux that the DATA TcKen :hat I ~ '' follows contains the JPEG parameter N~ which specifies the , ',, ~ number of lines in a Irame. I
~I i I i~ I
'I ~, This Token is generated by the start code detector dur;ng J~_~3 i I~ ~ I
I; decoding when a DNt. marker has been encountered :n the ,''.2:a i i j ~I stream.
0 0 o o . ~ ~ ~ , t ~ o ! t DOT_MARKER
i I j j ! This Token informs the vid~o Oemux that the DATA Token that i I ; i I
~ ~ ~ follows contains the specification of a quantisation table descr coeC
I ~ ~ i using the JPEG 'define quantisation table segment" syntax. This !
~ ~
I I I j I
Token is only valid when tie coding standard is configured as I ~ ! p ~ JPEG. Tt,e video Demux generates a DUANT_TABLE ".~cer~
j containing the new quantisation table information.
This Token is generated by the start code detector Cunng J?=~
I I i I decodin when a DDT marker has txen encountered in the ca~a I ; j ~ i g I ~ stream.
0 Q . () Q ~' 1 ~ t ~ 1 ~ ~ j ~ um_mrwrwcn i I ~ I, This Token informs the Ydeo Oemux that the DATA Token ~ at I
~i ~ i j ~ ' follows contains the JPEG parameter Ri which speufies the j i i ' number of minimum coding units between restart markers.
ii i I
This Token is generated by the start code detector during JP_ ..
I ;
j ; decoding when a DRI marker has been encountered in tt~e ca:a I
i ,, stream.
Table A.3.2 Tokens implemented in the Spatial Decoder and Temporal Decoder (Sheet 3 of 9) E 1 4 Oemcnption ,~ i '6 3 i ' ~ 2 i i t i t o o t t o t EXTENSION_DATA JPEG
~ I ~ j ~ I
o o .

o v v v v v v j !. This Token informs the Video Demux v v that the DATA'oken 'hat i I follows contains extension data.
See A. t t .3. 'Convers'on cf s;a-;

I codes to Tokens', and A. t a.6.
'Recerv,ng User and Extension data'.
I

During JPEG operation the 8 bit I field Y carves the JP_G marKer i value. This allows the class of extension data to be identified.

o o o t t EXTENSION_DATA MPEG
~ j . ~
o o ; i t ~, o i ' i This Token informs the Video Demux ~ that the DATA Token U~at I
follows contains extension data.
See A. t t .3. 'Conversion of start i codes to Tokens', and A.14.6, 'Receiving i User and I, i ~ Extension data', , ~ j ~

t 0 t ~ FIELO_INFO
. i o'~
o t o i I
o o ~~

0 r r t p; t t I ~ ~ t ; Carries information about the picture r , I ; following to aid its display.
j I
i i ~ I This function is not signalled by I any existing coding standard.

I t - if the picture ~s an interlaced frame this bit ;nCicates if ;he upper i I ~ I
i j I field is first (t=0) or second.
,, I

p - if pictures are fields this i indicates if the next picture is upper I
I, (p=0) or lower in the frame. i I
i j i i f a 3 bit number indicating position I of the field in the 8 field PAL

I ' i ~ ~ ~~sequence.

0 0 t o FLUSH
~ ~
o t ; i o t I t I
j I
, ~ Used to indicate the end of the I j current coded data and to push ! ;r,e ~
~

i end of the data stream thrcugh the i decoder.
i o '' GROUP_START
o ;
o o t i o i o ;
o t ' i !, enerated when the group of picNres i star, code is founc Wnen ~
I
I~
' ;
I
I
I
i i ~

~
i I ecoding MPEG ar the frame marker I is touno omen decod'ng ~
i i ~ JPEG.
;

Table A.3.2 Tokens implemented in the Spatial Decoder and Temporal Decoder (Sheet s c' E 7~ 5 I 2 Descnotion l ~ 4 3 I
6 ( 1 l ~

l t t t t t HORtZONTAL_M8S
l p j I I
~ t o I ~ I
o t I r h h r ~ . l I
I h h r I , ~ h h a t3 bit number integer indicating the horizontal mCtn of ;he O ~ h h h ~ h ~ ~ l ' h h h '~ l ~ h l I l I picture in macroblocks.
j ~

t 1 t t o HORIZONTAL_SIZE
j I l j t o 1 ~ l j o 1 h) hihi hl l hl hl hl n h 16 bit number integer indicating the horizontal width of the O~~ h~ h'hi hl I
h h; h h I picture in pixels. This can be any integer value, I I o o o JPEG TABLE_SELECT
' ; ~ l ~~ t c t ~ ' l c O r~rl rlr r r lt~t I Informs the inverse quantiser which ~ quantisation table to use cn l the specified colour component I l c 2 bit component 10 (see A.3.5.
1 t l I t 2 Dit integer table number.

t o o t MAX_COMP_IO
j l o t l ~
o I
o ~
t 0 r r r r r r ml m m - 2 bit integer indicating the maximum value of component !D

l (see A.3.5.1 ) wat wilt De used in the next picture. I

I t t j t 1 p c MPEG_OCH_TABLE
l I I I ~
o ~
I

I
l r r r r r r t t l Configures which OC coefficient Huttman table should be used 'or colour component cc. l c 2 bit component ID (see A.3.5.
t t 2 bit integer table number. ;

0 1 o t t n MPEG TA9LE_SELECT
I ~ I
t d ; l o I

I I Informs the inverse quantiser whether l ~ ~ I to use the default or user l l defined quantisation table for infra l or non.mtra intormaGOn.
l I I l n 0 indicates infra inlortnati0n, l t non-infra.
l I
' l j I d - 0 indicates default table, t , user defined.

Table A.3.2 Tokens implemented in the Spatial Decoder and Temporal Decoder (Sheet 5 of 9) ~'' 214542 i~o E I I d I 2 I I Descnption ~ I

' ' I~'I I v I I MVD_BACKWARDS
f d v v v o o v ~ V..V.v v v I v v I Carries one component (either vervcal I or horaoncap of the I backwards motion vector.
t I ; ~ I
I . d 0 indicates x component, 1 the t y component v - 12 bit Mro's Complement number.
The LS8 prov,Ces halt pixel I

I resolution.

t t o a v ( v ' MVD_FORWARDS
~ I I v v o ~
t o v; v v v v1v v Camas one component (either vertical v or horizontal) of the t forwards modon vector.

d 0 indicates x Component, t the y component j v - 12 bit two's complement number.
~ The 1513 provices halt pixel resolution.

0 0 o 0 0 0 0 o NULL
~
a j Does nothing.

Ii PEL_ASPECT
~
' t I
~
I
~
~
o I
o t o I
~

;o;'r:r;r'r~ p PIDID t I ~ , D - a 4 bit integer as defined by . MPEG.
II
I
~

I ~ o t ~ o PICTURE_END
o I ; ~
t.
o ' o j o t Inserted by the start code detector t to indicate the enC of the current .

D~ture.
, ' ~ o o o PICTURE_RATE
iI ~ I
' o .
' I
~
j o t r P DIPID
r ~ - a d bit int t MPEG
r f r d b d . , ine eger as y e D

t o o PICTUR_START
I I ~
o ~
; I
o o I
o I
~
I

0 r n n n r ~ n !
r t r t Indicates the start of a new ' picture.
I
II
t ~I n a 4 bit picture index allocated ! to the picture by the start code I

;;
t detector.
I
;

Table A.3.2 Tokens implemented in the Spatial Decoder and Temporal Decoder (Sheet 6 of 9~

~~1 E 6 Gescnpuon j 7 ~
I '3I
A-~

I

~
t ~;
o I

t PICTURE TYPE MPEG
t j t ~
t j o ~
t ;
t ~
t i t r I, p - a Z bit integer indicating the r picture coding type of the a~cture ' r ~I
P
~i P
j I

' that follows:
i I
~I

o . Inva I

t - Predicted I

;, I 2 - Bidirectionally Predicted jl ' ~

I
ii 3 - OC Inva j ~I
i '~
I

I
t t PICTURE TYPE H.26t I
' 1', I
t j t j o 1~
t I~
t .
t t ' t r Indicates various H.26t options ars I on (t) or off (0). These options r ' !
r I
r l r ' r ~
o ~
t 0 ~ d' s~, f are always off for MPEG and JPEG:
r I ' i qI
r t I I
~ t ~
~
i i ~ ~ s - Spiit Screen Indicator ~I
~I

I
I I ~ d - Document Camera 'I ' ~
I

I'I t - Freeze Picture Release I I I

n , I ~ Source picture format: i I i I
;I Ij j ii I

I q=0-QCIF
I

I i q = t - C1F
I
' ' o ii ' PREDICTION_MODE
o h j y x I
b ~
t .~
t "
o I
I I A sat 01 flag bits that indicate I I the prediction mode for the I

, macroblocf<s that toltow:
i , i I, f - forward prediction ,, 'I
n I
I b - backward Drediction I
~
t I
i ~ x - rese! forward vector predictor I
l i ~ ii y - reset backward vector predictor i i ' I

, I
I I h - enable H.26t loon fitter I
, ' s OUANT_SCAL I, t ' s y s I
s i s ', o f o ~', o I
~
I
' ' , I
, i Informs tre inverse quantiser of I I, a new scale factor I ~
'' ' ~
;

I
,, I i i - 5 bit integer in range t ... 3t ~ . The value 0 is reserved.
!
I
i l i ' d in the Spatial Decoder and Temporal Decoder (Sheet' of t kens e implemen Table A.3.2 To ,rr".., .

E 4 3 -_ Oescnption 7 f ~', 2 '6 ~~
I

j t 0 o QUANT TABLE ;
I, ~ ,, o t f j o r f j I t I
t t I! 4'I:
4 4'~ loads the specified inverse Guant,5er d 4~ table with 6a 8 b't ~rs~gned d' 4'' I
integers. The values are in zig-zag orCer.

I 4~;4 4~4I , 4i, 4' I ( 'I I~ t - 2 bit integer soecdying the inverse ~ :uant~ser table ': x 'caCeC. .
' ' t o SEOUENCE_END
o ~ j I t o !
ii o I I
o o a I

I, I ~ 'I The MPEG sec7uence_end code and the I ~ JPEG -O! marker oausz ' I ;~ I , I I I this Token to be generated.
f .
I

0 a 0 I ~ I
; ' o SEQUENCE START
o t ! j ~ j o o ', o f I
! II Generated by the MPEG seCuence_star5 start code. f t SLICE_START
o i I, o I, o I
t ~
o j o ;
t t _ 0 5 5 5 n ~ ' ~ Corrsspo ds to the MPEG slice_5tart, s 5 the H.261 GCB arC the 5 ~
j' 5 'I

j I I
I I JPEG resync interval. The interpretation . of 8 bit integer's' C~"ers I f I between coding standatd5:
Ii f f ~i I j I
I, I iI MPEG - Slice vertical Position - t .
~
'~I
~;, fl ~ H.261 Group of Blocks Number - t .
I ~
II
j, , JPEG - resychronisation interval identir'cation I f (a ~S35 only).

I t o t TEMPORAL_REFERENCE
t , j t t I I, o I
o .
t I

0 t tt t t t t - carries the temporal reference.
'I I t I For MPEG this is a t0 bit mte;er.
t I
I

I I 5 LSBs are used. the MSBs wilt always I I I be =ero~ f f For H261 on y the ~

t t , j o f o j t ~i o f d TIME_CODE

1 r r h I I The MPG time code:
r h f I
h I
h I, h f ' t r I m f mi d - Orop !rams flag r m, ',~ m, m' m t Ir sj s l si r'i sj si, s1 0 r p p p p h - 5 Dit integer specifying hours ' v I f j p p r ~ 'I

I :
~
I

I f, I II I m - 6 bit Integer specifying minutes ~

I I
fl I I s - 6 b,t 'nteger spec,fying seconds , , f, I
~
;
'I
.
I

f ~
f I
' ' - 6 bit integer SPeo,fying p,tLUres d in the Spatial Decoder and Temporal Decoder (Sheet of Table kens te A.3.2 implemen To Eij ~ 0 5 a . 3 . 2 ~ 0 i Oescr,pt:cn t ~'i o o ' o . t . t ~ o f t I USER_DATA JPEG
i ,, v v v v v v v ~,I ~ i l "h,s Token informs t.'~e Vdeo ~emux j I ;~at t.e DATA'oKen -~a:
I

~ I
fonows contains user data. See A.
t t .3, '0;.~~vers~cr of s;a, ;
_~:es i I ~, j to Tokens', and A. t4.6,'?ece~.v~ng I '.,'ser anc Extension Cata', ' I ; i Ounng JPEG ot:erahon the 9 b~t''eld ~ I i 'f caries ;'~e "?=~ -aa~
_ . value. T his allows the class of user data to De :der,~',ed.

I o o o o t o t USER_DATA MPEG
~ ; ~ ; ' t 1 ~ ~ This Token informs the ~ldeo Demux tt,aU~e DATA Token ;~,at follows contains user data. See A.11.3. 'C:onvers~cn of start ccces to Tokens', and A.'a.6,'aece:~.:rg lrser and I
i , , xtension data'.

~ ' 1 VBV_BUFFER_SIZE
I, I
~ t o ~ t ~
~ o 1 ~ t t il r r r r s r , l l r s ~

s - a 10 bit integer as Csfined by MPEG.

i 0II s s s s s s i I ~ ~
s s !~ '; ! 1 o ' o VBV_DELAY
Ij I,; I ~ I
~ 1 1 t I .
' tll 5~DID D b DI
D D~, b - a 16 bit integer as de(fned by MP_G.

G~i b1b)b b b l 0I
D b.

1 t 1 1 VERTICAL_MBS
! ! i 1 o t .

1I I r r v r : ~
v~
v;
v!
v v - a 13 Dit integer indicating the vertical sne of the :~cture 'n i l v; v y v', I I i macrablocks.

' 1 0 1 VERT1CAL_SIZE
i 1 o '~

i 1 1 v v v v v v . ; i ' v - a 16 brt integer inCicaUng the ' v v vert~ca! svze of me ;,~c~,:re ~
l ' ' c;x=_s.
~

i o Iv v.v v; v, v, v; v n ' int Thi b l l y eger va e a ue.
s can Table A.3.2 Tokens implemented in the Spatial Decoder and Temporal Decoder (Sheet 9 of 9) ,.

11.3.s ors siQaalled in Toxens 11.3.s.t Coapon~at =d~atiliaatioa number In accordance with the present invention, the Component ID number is a 2 bit integer specifying a color component.
This 2 bit field is typically located as part of the Header in the DATA Token. With MPEG and H.261 the relationship is set forth in Table A.3.3.
Component ID MPEG or H.261 colour component j ,~ ._ p Luminance ('~

1 Blue ditterence signal (Cb I U) Red difference signal (Cr 1 V) i I
Never used i Table 1.3.3 Compoaent ID for MPEG and H.261 ,r~'°~, .

With JPEG the situation is more complex as JPEG does not limit the color components that can be used. The decoder chips permit up to 4 different color components in each scan. The IDs are allocated sequentially as the specification of color components arrive at the decoder.
1.3.5.2 8orisontal and vertical sampliag numbers For each of the 4 color components, there is a specification for the number of blocks arranged horizontally and vertically in a macroblock. This specification comprises a two bit integer which is one less than the number of blocks.
For example, in MPEG (or H.261) with 4:2:0 chroma sampling (Figure 36) and component IDs allocated as per Table A.3.4.
Noriiontal Vertical Componentsampling Width in sampling Height ID number Olocks number in blocks 0 I 1 2 t 2 1 0 ~ 0 0 1 0 ~

3 I Not usedNot used ~ Not I Not used used Table a.3.4 Sampling numbers for 4:2:0/MPEG

'~ 215425 with JPEG and 4:2:2 chroma sampling (allocation of component to component ID will vary between applications.
See A.3.5.1. Note: JPEG requires a 2:1:1 structure for its macroblocks when processing 4:2:2 data. See Table A.3.5.
I Honzontal ~ VerUCal I
Ccmporent ID ~ Sampling I Width in blpCks ~ sampling ~ He~~ht m blocks number ~ I number II Y 1 1 I 2 I 0 i t I

U I 0 I t I 0 I t V ~ 0 I t I 0 I 1 Tabl~ !r.3.5 Sampling numbers for 4:2:2 JPEC3 A.3.6'~pecial Tokan formats In accordance with the present invention, tokens such as the DATA Token and the QUANT TABLE Token are used in their "extended form" within the decoder chip-set. In the extended form the Token includes some data. In the case of DATA Tokens, they can contain coded data or pixel data. In the case of QUANT TABLE tokens, they contain quantizer table information.
Furthermore, "non-extended form" of these Tokens is defined in the present invention as "empty". This Token format provides a place in the Token stream that can be subsequently filled by an extended version of the same Token. This format is mainly applicable to encoders and, therefore, it is not documented further here.
Tok~n MPEG H261 NBme ~ JPEC, BIT_RATE ~ I
' I

BROKEN_CLOSED ~

i CODING_STANDARD ~ r I

I COMPONENT_NAME I ~

~~ CONSTRAINED ~ I
. I

pAT A ~ I ~ i DEFINE_MAX_SAMPLING ~ I
~ ~
~

DEFINE_SAMPLING

~ DHT_MARKER I J
I ( DNL_MARKR ~; ~

I DOT_MARKER ~ ~

t DRt_MARKER I ~

1~ Table A.3.6 tokens for different standards _ _ _ I ~
Token Name ,, MPEG
J?=G
~ H261 t EXTENSION_DATA r r I

FIELO_INFO I

I FLUSH r I
r ~
r I

I GROUP_START _ _. r I
r I

j HORIZONTAL_MBS r I
r ~
r I

HORIZONTAL_SIZE r I
~ ;
r I

~JPEG TABLE_SELECT ( I
r ~ MAX_COMP_IO r r I
r I

MPEG_DCH TABLE ~ I

~ MPEG TABLE_SELECT

MVD_BACKWARDS ~ I

MVD_FORWARDS r I r NULL r I
r t PEL_ASPECT r I t I

PICTURE_ENO ~ r I r t PICTUR_RATE t PICTURE_START ~ r I r PICTURE_TYPE ~ t r t r t PREDICTION MODE r t r ' r OUANT_SCALE r j r t I ~UANT_TABLE r I
r ~
I

SEQUENCE ND r r ~ SE(~UENCE START ~ I r I
r I

I SLICE_START r I r r I

TEMPORAL_REFERENCE r I r t TIME_COOE r t I

USER_DATA r I
r I
I

j VBV_BUFFER_S1ZE r ~
t ;V6V_DELAY r j I
I

VERTICAL_M8S r ~
r j, r I

I VERTICAL_SIZE ~ r I r I
r I

Table A.3.6 Tokens for different standards (contd) 214~42~

A.3.7 Use of Tokens for different standards Each standard uses a different sub-sat of the defined Toksns in accordance with the present invention; ss Table A.3.6.

''~ 214542 18~
SEL'I'ION A.4 The two wire interface 11. ~ . 1 Tyro-~ir~ intartaau and the Torn port A simple two-wire valid/accept protocol is used at all levels in the chip-set to control the flow of information.
Data is only transferred between blocks when both the sender and receiver are observed to be ready when the clock rises.
1 ) Data transfer 2)Receiver not ready 3)Sender not ready If the sender is not ready (as in 3 Sender not ready above) the input of the receiver must wait. If the receiver is not ready (as in 2 Receiver not ready above) the sender will continue to present the same data on its output until it is accepted by the receiver.
When Token information is transferred between blocks=the two-wire interface between the blocks is referred to as a Token Port.
!~. ~ . Z where used The decoder chip-set, in accordance with the present invention, uses two-wire interfaces to connect the three chips. In addition, the coded data input to the Spatial Decoder is also a two-wire interface.
1~.~.3 eus signals The width of the data word transferred by the two-wire interface varies depending upon the needs of the interface concerned (See Figure 35, "Tokens on interfaces wider than 8 bits". For example, 12 bit coefficients are input to the Inverse Discrete Cosine Transform (IDCT), but only 9 bits are output.

,. 214542 nterface I Da;a w~c:~
!bits;
I

Cooed data input to Spaoal Cecoder ' a i Outp~~ port of Spatial Decoder g , ~

~~put port Of Temporal OeCOder I ~
I

Output port Ot Temporal Decoder a i nput port of Image Formatter Table A.4.1 Two wire interface data width In addition to the data signals there are three other signals transmitted via the two-wire interface:
.valid .accept .extension A.4.3.1 The extension signal The extension signal corresponds to the Token extension bit previously described.
A.4.4 Design considerations The two wire interface is intended for short range, point to point communication between chips.
The decoder chips should be placed adjacent to each other, so as to minimize the length of the PCB tracks i~ between chips. Where possible, track lengths should be kept below 25 mm. The PCB track capacitance should be kept to a ninimum.

21454z~

The clock distribution should b~ designed to minimize the clock slew between chips. If there is any clock slew, it should be arranged so that "receiving chips" see the clock before "sending chips".' All chips communicating via two wire interfaces should operate from the same digital power supply.
A.4.5 Iaterfaae tiaiag 30 Note' l MHz Unit I stiC a Num. Char3Cter I in. ax.
I

l nput signal setup time 5 ns l 0 ns input signal hold time Output signal drive 23 ns Ome ~~' ~,~ 2 ns Output signal hold sme Table 1~. 4 . Z Tyro wire iaterface timiag a. Figures in Table A.4.2 may vary in accordance with design variations b. Maximum signal loading is approximately 20 pF
' Note: Figure 38 shows the two-wire interface between the system de-mux chip and the coded data port of the Spatial Decoder operating from the main decoder clock. This is optional as this two wire interface can work from the coded data clock which can be asynchronous to the decoder clock.
See Section A.10.5, "Coded data clock". Similarly the display interface of the Image Formatter can operate from a clock that is asynchronous to the main decoder clock.

21~54~~

A.4.6,.S~gnal levels The two-wire interface uses CMOS inputs and output.
is approx. 70 % of V;", and V".m~Y is approx. 30% of V,~~.
:'he values shown in Table A.4.3 are those for V,H and V;; at their respective worst case Vet,. V""=5.0~0.25V.
Symppl Parameter ~ I Mdx. ~ ;,r~s Min.

v,~ I Input logic I j v~o v w voltage 3.68 . 0.5 v : ~ input Icg~c I ; t a3 v '0' voltage GNO
-0.5 i v~H ~ Output Icg;c I vco ~ , , , 't' voltage -I 0.
t j voo .
0.a vm ~ Output :cg:c L ~~ o. ~
'0' voltage t 0.~ v ,:
Input leakage Q
current =' Table A.4.3 DC electrical characteristics a . 1"H <_ 1 mA
b. 1"H<_4mA
c. ~ .<1mA
d . 1"; <_ 4 r~A

A.4.7 Control clock In general, the clock controlling the transfers across the two wire interface is the chip's decoder clock. The exception is the coded data port input to the Spatial Decoder. This is controlled by coded-clock. The clock signals are further described herein.

,~. ~ 214542 SECTHON A.5 DRAM Interface A.5.1 The DRAM interface A single high performance, configurable, DRAM interface is used on each of the video decoder chips. In general, the DRAM interface on each chip is substantially the same;
however, the interfaces differ from one another in how they handle channel priorities. The interface is designed to directly drive the DRAM used by each of the decoder chips.
Typically, no external logic, buffers or components will be l0 necessary to connect the DRAM interface to the DRAMS in most systems.
A.5.2 Interface signals Input /

Signal Name Oescript~on Outout ORAM_data(31:Oj.I0 The 32 bit mde ORAM data bus.
I Op;~ortany tn~s ous can be configured to be 16 or 8 bns mde. See I
sec;ion A.5.8 DRAM addr(t0:0j0 The 22 Dit wide DRAM interlace acdress a rme l l multiplexed over inis 11 tit c wide bus.

0 I The DRAM Row Address Strobe Signal l Z A3(3:Oj 0 ~ T'he DRAM COlumn Address Strobe s~gnai. One I signal is provided per byte of the interface s data bus. All Ne ~ signals are Criven simultaneously.

0 The GRAM Wnte Enable signal The DRAM
Output Enable s~gral GRAM enable I ~ This input signal, when low, maKes ail the output l signals on the interface go sign impedance.
I

Note: on-chip data processing ~s not stoopea when I

~~ the GRAM interface is high impedance. So, errcrs I ' l will occur if the cnip attempts to access DF.AM wr ;e l GRAM lnable is low. I

Table A.5.1 DRAM interface signals In accordance with the present~invention, the interface is configurable in two ways:
.The detail timing of the interface can be configured to accommodate a variety of different DRAM types .The "~.vidth" of the DRAM interface can be configured to provide a cost/performance trade-off in different applications.
A.5.3 Configuring the DRAM interface l0 Generally, there are three groups of registers associated with the DRAM interface: interface timing configuration registers, interface bus configuration registers and refresh configuration registers. The refresh configuration registers (registers in Table A.5.4) should be configured last.
A.5.3.1 Conditions after reset After reset, the DRAM interface, in accordance with the present invention, starts operation with a set of default timing parameters (that correspond to the slowest mode of 2C operation). Initially, the DRAM interface will continually execute refresh cycles (excluding all other transfers).
This will continue until a value is written into refresh interval. The DRAM interface will then be able to perform other types of transfer between refresh cycles.
A.5.3.2 Bus configuration Bus configuration (registers in Table A.5.3) should only be done when no data transfers are being attempted by the interface. The interface is placed in this condition immediately after reset, and before a value is written into 3o refresh interval. The interface can be re-configured later, if required, only when no transfers are being attempted. See the Temporal Decoder chip_access register (A.lo.3.1) and the Spatial Decoder buffer_manager_access register (A.13.1.1).

A.5.3.~ Interface timing configuration In accordance with the present invention, modifications to the interface timing configuration information are controlled by the interface_timing_access register.
Writing 1 to this register allows the interface timing registers (in Table A.5.2) to be modified. while interface_timing_access = 1, the DRAM interface continues operation with its previous configuration. After writing 1, the user should wait until 1 can be read back from the interface_timing_access before writing to any of the interface timing registers.
When configuration is compete, 0 should be written to the interface_timing_access. The new configuration will then be transferred to the DRAM interface.
A.5.3.4 Refresh configuration The refresh interval of the DRAM interface of the present invention can only be configured once following reset. Until refresh_interval is configured, the interface continually executes refresh cycles. This prevents any other data transfers. Data transfers can start after a value is written to refresh interval.
As is well known in the art, DRAMs typically require a "pause" of between 100 acs and 500 ~,s after power is f first ' applied, followed by a number of refresh cycles before normal operation is possible. Accordingly, these DRAM
start-up requirements should be satisfied before writing a value to refresh interval.
A.5.3.5 Read access to configuration registers All the DRAM interface registers of the present invention can be read at any time.
A.5.4 Interface timing (ticks) ~14~4z~
The,~ReM interface timing is derived from a Clock which is running at four times the input Clock rate of the device (decoder_clock). This clock is generated by an on-chip PLL.
For brevity, periods of this high speed clock are referred to as ticks.

A.5.5 Interface registers a:

Register name A ~ Description a~ m N
r1 G1 interface_timing_access 1 0 This function enable register allows access to the DRAM interface timing bit configuration registers.

The configuration registers should not be rw modified while this register holds the value 0. Writing a one to this register requests access to modify the configur-ation registers. After a 0 has been written to this register the DRAM

interface will start to use the new values in the timing configuration registers.

page_start_length 5 0 Specifies the length of the access start in ticks. The minimum value bit that can be used is 4 (meaning 4 ticks). 0 selects the maximum rw length of 32 ticks.

transfer cycle_length 4 0 Specifies the length of the last page read or write cycle in ticks.

bit The minimum value that can be used is 4 (meaning 4 ticks). 0 selects the rw maximum length of 16 ticks.

refresh_cycle_length 4 0 Specifies the length of the refresh cycle in ticks. The minimum value bit that can be used is 4 (meaning 4 ticks). 0 selects the maximum rw length of 16 ticks.

- 189a -RAS falling 4 0 Specifies the number of ticks after the start of the access start that RAS

bit falls. The minimum value that can be used is 4 (meaning 4 ticks). 0 rw selects the maximum length of 16 ticks.

CAS falling 4 8 Specifies the number of ticks after the start of a read cycle, write cycle bit or access start that CAS

falls. The minimum value that can be used is 1 rw (meaning 1 tick). 0 selects the maximum length of 16 ticks.

Table A.5.2 Interface timing configuration registers ,.., 21~t542~

_R
~ N Description e ester name m DRAM_data width 2 0 Spec~fias the numoer of bU5 used on ~e Da~Vt I bit interface data bus DRAM_data(3l:Oj.
See A.5.8 rw i row_address_bits2 ~ Speafias th! number of 0 bits used for ;he row bit address portion of the DRAM interface aCCress bus. See A.5.10 rw DRAM enable t t Wnting the value 0 in to this reyster torczs ;'e I bit GRAM intlrfaCe into a high impedance state.

0 will be read from this regis;er if eitt~er ~~e DRAM_lnabl! signal is low or 0 has been j written to the register.

CAS_strlngtn 3. 6 These thr!! Dit registers configure rre output RAS_strength bit drive strength of GRAM
interface signals.

addr_strength '.

This allows th! interface to be Configured for DRAM data_strlngth OEWE_strength various different loads.

See A.S. t 3 Table A.5.3 Interface bus configuration registers A.5.6 ~It~.terface operation . .
The DRAM interface uses fast page mode. Three different types of access are supported:
.Read .Write .Refresh Each read or write access transfers a burst of 1 to 64 bytes to a single DRAM page address. Read and write transfers are not mixed within a single access and each successive access is treated as a random access to a new DRAM page.
I
Register name ~ m Description ~n refresh_interval ~ i ~ This vane spec~ftes the I B 0 interval between brt~ refresh cycles in periods of 16 decoder_c;ock i cycles. values in ;he range t ..255 car ~e rw configured. The value 0 is automa;~ca~rr ioaced I
arter reset and forces the CRAM irtef'are v I ~ continuously execute refresh cycles ~nnl a va::~

refresh interval is configured.
It i5 recommended that r.fresh_Interval s~~ui~ ~e l configured onry orx;a after each reset.

no_refresh 1 0 Writing the value t to this register preven;s bit execution of any refresh cycles.

l I
I
rrv Table A.5.4 Refresh configuration registers A.5.7. Access structure Each access is composed of two parts:
.Access start .Data transfer In the present invention, each access begins with an access start and is followed by one or more data transfer cycles. In addition, there is a read, write and refresh variant of both the access start and the data transfer cycle.
Upon completion of the last data transfer for a particular access, the interface enters its defar~lt state (see A.5.7.3) and remains in this state until a new access is ready to begin. If a new access is ready to begin when the last access has finished, then the new access will begin immediately.
A.5.7.1 Access start The access start provides the page address for the read or write transfers and establishes some initial signal conditions. In accordance with the present invention, there are three different access starts:
.Start of read .Start of write l0 .Start of refresh Num. Characteristic I I Notes Min. Max.
j ~nU

5 ~ ~A precharge period 4 1 ticK
set oy register 6 RAS_falling 6 Access start duration a 32 set by register page start_length '', ~AS'~ precharge length 1 6 Set by register i CAS_falllng.

8 Fast page read or write4 16 ' i cycle length set by the register transter_cycle_tength. ~
I

9 Refresh cycle length 4 t set Dy the register 8 refresh_cyCle. I

Table A.5.5 DRAM Interface timing parameters a. This value must be less than RAs falling to ensure ~S before RAs refresh occurs.

In each case, the timing of R1,S and the row address is controlled by the regi:tars RAS_falling and page start_length. The state of OE and DRAM data[31:0] is held from the snd of the previous data transfer until **RAS
falls. The three different access start types only vary in how they drive OE and DRAM_data[31:0] when RAS falls. See Figure 43.
71.5.7.2 Data traasfer In the present invention, there are different types of data transfer cycles:
.Fast page read cycle .Fast page late write cycle .Refresh cycle A start of refresh can only be followed by a single refresh cycle. A start of read (or write) can be followed by one or more fast page read (or write] cycles. At the start of the read cycle CAS is driven high and the new column address is driven.
Furthermore, an early write cycle is used. WE is driven low at the start of the first write transfer and remains low until the end of the last write transfer. The output data is driven with the address.
As a CAS before RAS refresh cycle is initiated by the start of refresh cycle, there is no interface signal activity during the refresh cycle. The purpose of the refresh cycle is to meet the minimum RAS low period required by the DRAM.
7.5.7.3 Interface default stste The interface signals in the present invention enter a default state at the end of an access:
RAS, CAS and WE high *data and OE remain in their previous state .addr remains stable 1.5.8 Data bus width ,~.' 2145425 TheW;,~o bit register, DRAM-data_width, allows the width of the DRAM interface s data path to be configured. This allows the DRAM cost to be minimized when working with small picture formats.
DRAM_dat2_width~ i I 0' I 8 bU wide data bus on DRAM_data(31:2oj.

1 I 16 bit wide data bus on ORAM_dati(31:i6jbi.

32 bit wide data bus on DRAM_data(31:0].
j Table A.5.6 Configuring DRAM data width a. Default after reset.
b. Unused signals are held high impedance.
A.5.9 row address width The number of bits that are taken from the middle section of the 24 bit internal address in order to provide the row address is configured by the register, row address bits.
row_addrass_bits I Width of row address I 1 I 10 bits on DRAM addr(9:f7]
I 2 ~ 11 bits on ORAM_addr(10:p] j Table A.5.7 Configuring row address bits A.5.10~Address bits .
On-chip, a 24 bit address is generated. How this address is used to form the row and column addresses depends on the width of the data bus and the number of bits selected for the row address. Some configurations do not permit all the internal address bits to be used and, therefore, produce "hidden bits)".
Similarly, the row address is extracted from the middle portion of the address. Accordingly, this maximizes the l0 rate at which the DRAM is naturally refreshed.
row row address data column address translation bus address transla0on width internal width ~ external internal ~ external II 9 (14:6] o 8 (19:15j (5:0] o [8:0] o (10:6] (5:0j I

t6 (20:t5j~(t0:5j(S:t)a(a:Oj [21:15] (5:2] o o (10:4j (3:0]
I

t0 (15:6j a 8 (19:16]
(9:0j o (10:6]
I (5:0) o (5:0) t6 (20:16]o(10:5j(5:1)o I a0 (~l I
32 [21: t 6] a ( 10:4) ~ (5:2]
~ (3-:Oj t1 (16:6j ~ 8 (19:17]
(10:0j a (10:6j I [5:0j ~ (5:0j 16 (20:17j i o (10:5]
~ (S:
t] o (a:0) _ i 32 ~ (21:17]
a (10:4) I (5:2j ~ (3:0j Table A.5.8 Mapping between internal and external addresses A.5.10,1. Low order column address bits The least significant 4 to 6 bits of the column address are used to provide addresses for fast page mode transfers of up to G4 bytes. The number of address bits required to control these transfers will depend on the width of the data bus (see A.5.8).
A.5.10.2 Decoding row address to access more DRAM banks where only a single bank of DRAM is used, the width of the row address used will depend on the type of DRAM used.
Applications that require more memory than can be typically provided by a single DRAM bank, can configure a wider row address and then decode some row address bits to select a single DRAM bank.
NOTE: The row address is extracted from the middle of the internal address. If some bits of the row address are decoded to select banks of DRAM, then all possible values of these "bank select bits" must select a bank of DRAM.
Other~;ise, holes will be left in the address space.
A.5.11 DRAM Interface enable In the present invention, there are two ways to make all the output signals on the DRAM interface become high impedance, i.e., by setting the DRAM_enable register and the DRAM-enable signal.. Both the register and the signal must be at a logic 1 in order for the drivers on the DRAM
interface to operate. If either is low then the interface is taken to high impedance.
Note: on-chip data processing is not terminated when the DRAM interface is at high impedance. Therefore, errors will occur if the chip attempts to access DRAM while the interface is at high impedance.
In accordance ~.~ith the present invention, the ability to take the DRAM interface to high impedance is provided to allow other devices to test or use the DRAM controlled by the Spatial Decoder (or the Temporal Decoder) when the . ~ 2145425 Spatia'-1 ~ecoder (or the Temporal Decoder) is not in use.
It is not intended to allow other devices to share the memory during normal operation.
A.5.12 Refresh Unless disabled by writing to the register, no_refresh, the DRAM interface will automatically refresh the DRAM
using a~ before'~A~ refresh cycle at an interval determined by the register, refresh interval.
The value in refresh_interval specifies the interval l0 between refresh cycles in periods of 16 decoder clock cycles. Values in the range 1.255 can be configured. The value 0 is automatically loaded after reset and forces the DRAM interface to continuously execute refresh cycles (once enabled) until a valid refresh interval is configured. It is recommended that refresh_interval should be configured only once after each reset.
While reset is asserted, the DRAM interface is unable to refresh the DRAM. However, the reset time required by the decoder chips is sufficiently short, so that it should be possible to reset them and then to re-configure the DRAM
interface before the DRAM contents decay.
A.5.13 signal strengths The drive strength of the outputs of the DRAM interface . can be configured by the user using the 3 bit registers, CAS_strength, RASTstrength, addr_strength, DRAM_data-strength, and OEWE-strength. The MSB of this 3 bit value selects either a fast or slow edge rate. The two less significant bits configure the output for different load capacitances.
0 The default strength after reset is 6 and this configures the outputs to take approximately lOns to drive a signal between GND and Vpp if loaded with 24PF.

strength value I Dnve characteristics Approx. 4 nsN into 6 pf load --.._, t I Approx. 4 n5lV into 12 pt load i i 2 Approx. 4 nSIV into 24 pf load i 3 I Approx. 4 nsN into 48 pf load 4 I Approx. 2 ns/V into 6 pf load Approx. 2 nSIV into 12 pf load 6' I Approx. 2 nsN into 24 pt load Approx. 2 nsN into 48 pf load Table A.5.9 Output strength configurations a. Default after reset when an output is configured appropriately for the load it is driving, it will meet the AC electrical 5 characteristics specified in Tables A.5.13 to A.5.16. When appropriately configured, each output is approximately matched to its load and, therefore, minimal overshoot will occur after a signal transition.
A.5.14 Electrical specifications All information provided in this section is merely illustrative of one embodiment of the present invention and is included by example and not necessarily by way of limitation.

Symbol I Parameter I Min. I Max. Urnts Voo I Supply voltage I -0.5 retatrve to GND I 6.5 I v rout GNO - vpo + 0.5 ~
vooage 0.5 v l on any I
pm I

Operating temperature-a0 +85 ~ '~ !

Ts I Storage ~e.~.~xrature-55 I +i 50 Table A.5.10 Maximum Ratings Table A.5.10 sets forth maximum ratings for the illustrative embodiment only. Far this particular embodiment stresses below those listed in this table should be used to ensure reliability of operation.
Symppl ~ Parameter ~ Min. ~ Mdx. ~ Units Voo I Supply voltage l a.75 reiatNe to GNO I 5.25 ~ v ;

GND Ground I 0 I 0 l ' v V,N Input logic 't' 2.0 ( voo I voltage . 0.5 ~ v Input logic '0' GNO - 0.8 v voltage I 0.5 ~
j ~

J ODeraUng temperature0 ~ 70 ~
I C' I

Table A.5.11 DC Operating conditions a. With TBA linear ft/min transverse airflow v 214542 2~1 ~y"'~~l I Parameter I Min. ; Max.
[ ~o~ Output logic '0' i Urns voltage ~ ~.,~ , ~o~ I Output logic ( 2.8 ~ i 'r '~' voltage I O I Output current ; t pp ~ ~ ~
~

loz Output off state _ 20 leakage current I

In I Input leakage current= t0 I ~ ~

Ipp RMS power supply 500 ~ ,~ , current t:,N Input capacitance I 5 ~ pF

Oou~r Output / 10 caDacrtanceI 5 pF

Table A.5.12 DC Electrical characteristics a . AC parameters are specif ied using VpLmax = ~ ~ 8V
as the measurement level.
b. This is the steady state drive capability of the interface.
Transient currents may be much greater.

A.S.1~.1~AC characteristics I ~ Parameter ~ Max. ~
Num. Min. UnU
Note' Cycle Ome -2 +2 ~
I I ns i i j Cyde time I .2 .2 ns l I

I2 High pulse I -5 +2 ns I

'~ Low pulse -11 +2 ns I
l3 ~ i I

Cycle time I -8 +2 ns I ~ ~

Table A.5.13 Differences from nominal values for a strobe a. As will be appreciated by one of ordinary skill in the art, the driver strength of the signal must be 5 configured appropriately for its load.
Num. ~ _ I Parameter Min. I I I
Max. Unrt Note' l5 Strobe to strobe oelay .3 ~
+3 ns I

I j Low hold time -13 I ns 16 +3 i I Strobe to strobe precharge-9 +3 ns 11 e.g. tCRP, I
' tRCS, tRCH, tRRH, iRPC I

I ~ prechargs pulse between-5 +2 ns any two ~ signals on wide DRAMS I
e.g. tCP, or between ~ rising and ~ falling e.g.

I tRPC

18 Precharge before disable-12 +3 ns I I ~
' ' I

Table A.5.14 Differences from nominal values between two strobes a. The driver strength of the two signals must be configured appropriately for their loads.

2i4~~z3 x Num. I Parameter I I ~ Umt I
Min. Max. Note' l9 ~ Set up Mme .t2 I re i +3 i ?0 ~ Hold Mme ' . +3 re t i I

? j address access ~ . +3 ru l time t I

.2 Next valid after -t2 +3 re ; strooe ~ ~

Table A.5.15 Differences from nominal between a bus and a strobe a. The driver strength of the bus and the strobe must be configured appropriately for their loads.
l Min. l Num. Max.
; l Parameter ~,;r t ~
Note ?3 ' Read data setup time 0 ' oefore ASS signal r s starts to rise 24 Read data hold time 0 ;
aher ~ s,gnal s Starts t0 ~0 high l l Table A.5.16 Differences from nominal between a bus and a strobe when reading from DRAM, the DRAM interface samples DRAM-data~31:0] as the ~5 signals rise.

21~~42~
20~
Darametar parameter parameter name I numoer~ name number name I numoer tPC 10 tRSH 16 tRHCP t8 I
tCPRH

i tRC I t1 tCSH tASR 1g tRP t2 tRW~ IASC I

tCP AWL
tDS

tCPN I tRA tRAH 20 C I

i tRAS 13 - ~ ICAH
I LOACitOE

i tCAS tCHR tOH
I

' tCAC tCRP 17 i !AR
I

IW P tRCS ~

tRASP tRCH tpp,~

tRASC IRRH tRAD 22 I

LACPItCPA14 tRPC I
I

tRCO 15 tCP

tCSR I tRPC I i Table A.5.17 Cross-reference between ~~standard~~ DRAM
parameter names and timing parameter numbers SECTIO~i A.6 ~ricroprocessor interface (MPn A standard byte wide microprocessor interface (MPI) is used on all chips in the video decoder chip-set. However, one of ordinary skill in the art will appreciate that S microprocessor interfaces of other widths may also be used.
The MPI operates synchronously to various decoder chip clocks.
A.6.1 MPI signals Input I

Signa! Name Oescnotion L
Output enable(1:0) Input ~ . wo actme low cnip enables.
6otn must 5e low !0 I enaole accesses via the MP!.

~ Input ~ t~ign indicates tnat a demce msnes to read values from the video chip. ' l This signal snould be stable whii8 ;he Chit) ~5 enabled.

I addr(n:OJ Input ACCress specifies one of 2"
I locations in ;ne chip's memory map. j This signal should be stable while the chip ~ l enabled.

dats(7a7J Output 8 bit mde data t/0 port. These pins are mgn impedance if either enable signal is high. l 4 Output An active low, open collector, l interrupt repuest I

signal.

Table A.6.1 MPI interface signals ,~.. 214 ~ 4 2 '~

A.6.2 zM~I electrical speciticat~,ons Symbol I Parameter I Min. Max. ~ Ums I

Voo I I -0.5 Supply I 6.5 voltage I v relative to GNO

v:rv Input voltage I GNp on any pm . 0.5 I VpD
. 0.5 v Operanng temperatureI -a0 ' ~ .85 ~ C
~

s I Storage -55 I
temperature . t 50 I C

Table A.6.2 Absolute Maximum Ratings"
Symbol Parameter ~ I Max. i Umts I ~~_: I Suopty voltage a.75 ( 5.25 i v relative to GNO

j '3~~0 I Ground p 0 ~ v I

v~H Input logic '1' p.0 vpp . 0.5 I v voltage I ~ I

Input logic '0' GNO 0.8 i v vt i voltage - 0.5 Operating temperature0 I 70 I ,Ca ;

Table A.6.3 DC Operating conditions a. AC input parameters are measured at a 1.4V
measurement level.
b. with TBA linear ft/min transverse airflow.

~.-.. 21~5~2~
z0~
SyrroolI Parameter Min. Max. i Units ~~~ Output logic '0' I 0.4 voltage VOIx Open COIIeCtOr t].4 V~
Output IOgiC '0' voltage I

~~H Output logic 't' 2.a ~ v I voltage I

j ~p OutDllt Current = 100 I ~1 ~~ I

pox ODen collector 4.0 ~ 8.0 ~ output Current ~ ",A
' i I~Z Output Otf state _ 20 leakage Current i I Input leakage current ' t N ~ 0 ~
uq I

'=p RMS power supply ~ I 500 I current ~ r~,A
r ", Input capaatance I 5 I
cr Output / 10 capacitanceI 5 Table A.6.4 DC Electrical characteristics a . 1p<_ lpa mm b. This is the steady state drive capability of the interface. Transient currents may be much greater.
c. when asserted the open collector irq output pulls down with an impedance of 100n or less.

A.6.2:3 'AC characteristics ~~
Num. Characters;~c Notes i j I Mm.
' Max.
.
Unit I
I
a I

enable low per;Od I

' !
ns j i enaple hich period I

~
~
~s i 37 Address or rw set-up 0 I to cn~p enaole ~
i r;s I
i 2$ 0 ~
~ I i Address I I
or n5 I
rw hold from chip CisaOie .9 20 i I
Output I
turn.on ns time I

Read ~ j data 70 access j time ns 31 Read data nold rime 5 I ns 32 Read data turn.ott time 20 Table A.6.5 Microprocessor interface read timing a. The choice, in this example, of ena~Te[0]
to start the cycle and ena a[1) to end it is arbitrary. These signal are of equal status.
b. The access time is specified for a maximum load of 50 PF on each of the data[7.0].
Larger loads may increase the access time.
Num.Charaoteristtc Min. Max. ~ Unrt ~ Notes _ _ 33 ~rrte data set-up t 5 ume ~
i ns i ' 33 I Write data hold 0 I
Dme ~
ns i Table A.6.6 Microprocessor interface writs timing a. The choice, in this example, of enaST [0]
to start the cycle and en~b'I~[1] to end it is arbitrary. These signal are of equal status.

. 214542) .:

A.6.3 .Interrupts In accordance with the present invention, "event" is the term used to describe an on-chip condition that a user might want to observe. An event can indicate an error or it can be informative to the user's software.
There are two single bit registers associated with each interrupt or "event". These are the condition event register and the condition mask register.
A.6.3.1 condition event register The condition event register is a one bit read/write register whose value is set to one by a condition occurring within the circuit. The register is set to one even if the condition was merely transient and has now gone away. The register is then guaranteed to remain set to one until the user's software resets it (or the entire chip is reset).
The register is set to zero by writing the value one writing zero to the register leaves the register unaltered.
The register must be set to zero by user software before another occurrence of this condition can be observed.
The register will be reset to zero on reset.
A.6.3.2 Condition mask register The condition mask register is one bit read/write register which enables the generation of an interrupt request if the corresponding condition event registers) is(are) set. If the condition event is already set when 1 is written to the condition mask register, an interrupt request will be issued immediately.
The value 1 enables interrupts.
The register clears to zero on reset.
Unless stated otherwise a block will stop operation 21454~~

after .~e,~erating an interrupt request and will re-start operation after either the condition event or the condition mask register is cleared.
A.6.3.3 Event and mask bits S Event bits and mask bits are always grouped into corresponding bit positions in consecutive bytes in the memory map (see Table A.9.6 and Table A.17.6). This allows interrupt service software to use the value read from the mask registers as a mask for the value in the event registers to identify which event generated the interrupt.
A.6.3.4 The chip event and mask Each chip has a single "global" event bit that summarizes the event activity on the chip. The chip event register presents the OR of all the on-chip events that have 1 in their mask bit.
A 1 in the chip mask bit allows the chip to generate interrupts. A 0 in the chip mask bit prevents any on-chip events from generating interrupt requests.
writing 1 to 0 to the chip event has no effect. It will only clear when all the events (enabled by a 1 in their mask bit) have been cleared.
A.6.3.5 The irq signal The irq signal is asserted if both the chip event bit and the chip event mask are set.
The irq signal is an active low, "open collector" output which requires an off-chip pull-up resistor. When active the irq output is pulled down by an impedance of 100n or less.
I will be appreciated that pull-up resistor of approximately 4kf~ should be suitable for most applications.
A.6.4 Accessing registers A.6.4.1 Stopping circuits to enable access In the present invention, most registers can only ''' 214~4~~

codified if the block with which they are associated is stopped. Therefore, groups of registers will normally be associated with an access register.
The value 0 in an access register indicates that the group of registers associated with that access register should not be modified. Writing 1 to an access register requests that a block be stopped. However, the block may not stop immediately and block's access register will hold the value 0 until it is stopped.
Accordingly, user software should wait (after writing 1 to request access) until 1 is read from the access register. If the user writes a value to a configuration register while its access register is set to 0, the results are undefined.
1~.6.~.Z Registers holdiag integers The least significant bit of any byte in the memory map is that associated with the signal data[0~.
Registers that hold integers values greater than 8 bits are split over either 2 or 4 consecutive byte locations in the memory map. The byte ordering is "big endian" as shown in Figure 55. However, no assumptions are made about the order in which bytes are written into multi-byte registers.
Unused bits in the memory map will return a 0 when read except for unused bits in registers holding signed integers. In this case, the most significant bit of the register will be sign extended. For example, a 12 bit signed register will be sign extended to fill a 16 bit memory map location (two bytes). A 16 bit memory map location holding a 12 bit unsigned integer will return a 0 from its most significant bits.
1.6.1.3 lceyholed adQress locations In the present invention, certain less frequently accessed memory map locations have been placed behind "keyhaE.Le~", A "keyhole" has two registers associated with it, a keyhole address register and a keyhole data register.
The keyhole address specifies a location within an extended address space. A read or a write operation to the keyhole data register accesses the location specified by the keyhole address register.
After accessing a keyhole data register the associated keyhole address register increments. Random access within the extended address space is only possible by writing a l0 new value to the keyhole address register for each access.
A chip in accordance with the present invention, may have more than one "keyholed" memory map. There is no interaction between the different keyholes.
A.6.5 Special registers A.6.5.1 Unused registers Registers or bits described as "not used" are locations in the memory map that have not been used in the current implementation of the device. In general, the value 0 can be read from these locations. Writing 0 to these locations will have no effect, As will be appreciated by one of ordinary skill in the art, in order to maintain compatibility with future variants of these products, it is recommended that the user's software should not depend upon values read from the unused locations. Similarly, when configuring the device, these locations should either be avoided or set to the value 0.
A.6.5.2 Reserved registers Similarly, registers or bits described as "reserved" in the present invention have un-documented effects on the behavior of the device and should not be accessed.
A.6.5.3 Test registers Furthermore, registers or bits described as "test registers" control various aspects of the device's testab~i.l~.ty. Therefore, these registers have no application in the normal use of the devices and need not be accessed by normal device configuration and control software.

SECTION A.7 Clocks In accordance with the present inventions, many different clocks can be identified in the video decoder system. Examples of clocks are illustrated in Figure 56.
As data passes between different clock regimes within the video decoder chip-set, it is resynchronized (on-chip) to each new clock. In the present invention, the maximum frequency of any input clock is 30 lei=. However, one of ordinary skill in the art will appreciate that other frequencies, including those greater than 301~iz, may also be used. On each chip, the microprocessor interface (MPI) operates asynchronously to the chip clocks. In addition, the Image Formatter can generate a low frequency audio clock which is synchronous to the decoded video's picture rate. Accordingly, this clock can be used to provide audio/video synchronization.
1.7.1 Spatial Decoder clock flsigaals The Spatial Decoder has two different (and potentially asynchronous) clock inputs:
Input I
/

Signal Name Description Output coded_ctock Input This ciocK controls data transfer in to the cooed data ' port of the Spatial Decoder.

Onthip this clock conVOls the processing of the coded data until it reaches the coded data buffer.

decoder_clOCkInput The decoder dock controls the malonty of Te j processing functions on the Spaual Decoder.

The decoder clock aiso controls the transfer of data out of the Spatial Decoder through its outDUt port.

Table A.7.1 Spatial Decoder clocks A.7.2 Temporal Decoder clock signals The Temporal Decoder has only one clock input:
Input /
Signal Name I Description Output decoder_clock Input fie oecoder clocx controls all of ;he process~rg I
functions on the Tempor~ Decoder.
The decoder ciocx also controls transfer of data :n ;o the Temporal DeCOder tJ~rOUgh a5 input port and Cat i via its OuC7Ut port.
Table A.7.2 Temporal Decoder clocks A.7.3 Electrical specifications Num Characteristic MHZ

. Umt Note Min. Mex.

35 Clock penod I 33 ns 36 Ctocx high period t3 I ns I
I I

37 Ctocklow period 13 ns I ~

Table A.7.3 Input clock requirements Symt7al Min. Max. I Uny Parameter Input logic 't' 3.68 Vpp +
voltage I 0.5 ! V

input logic '0' GNO - t .a3 voltage 0.5 - ~
V

IQZ ~ = 10 N,A
Input , ~
leakage current Table A.7.4 Clock input conditions A.7.3.1 CMOS levels The clock input signals are CMOS inputs. Vt~,;~ is approx. 70% of V,,~ and Vl~max is approx. 30~ Of Vpp. The values shown in Table A.7.4 are those for VIH and VtL at their respective worst case Vpo. Vpp-5.0~0.25V.
A.7.3.2 Stability of clocks In the present invention, clocks used to drive the DRAM
interface and the chip-to-chip interfaces are derived from the input clock signals. The timing specifications for these interfaces assume that the input clock timing is . stable to within ~ 100 ps.

,,..

SECT~f~t~ A, 8 ,jTAG
As circuit boards become more densely populated, it is increasingly difficult to verify the connections between components by traditional means, such as in-circuit testing using a bed-of-nails approach. In an attempt to resolve the access problem and standardize on a methodology, the Joint Test Action Group (JTAG) was formed. The work of this group culminated in the "Standard Test Access Port and Boundary Scan Architecture", now adopted by the IEEE as to standard 1149.1. The Spatial Decoder and Temporal Decoder comply with this standard.
The standard utilizes a boundary scan chain which serially connects each digital signal pin on the device.
The test circuitry is transparent in normal operation, but in test mode the boundary scan chain allows test patterns to be shifted in, and applied to the pins of the device.
The resultant signals appearing on the circuit board at the inputs to the JTAG device, may be scanned out and checked by relatively simple test equipment. By this means, the inter-component connections can be tested, as can areas of logic on the circuit board.
All JTAG operations are performed via the Test Access Port (TAP), which consists of five pins. The rs (Test Reset) pin resets the JTAG circuitry, to ensure that the device doesn't power-up in test mode. The tck (Test Clock) pin is used to clock serial test patterns into the tdi (Test Data Input) pin, and out of the tdo (Test Data Output) pin. Lastly, the operational mode of the JTAG
circuitry is set by clocking the appropriate sequence of bits into the tms (Test Mode Select) pin.
The JTAG standard is extensible to provide for additional features at the discretion of the chip manufacturer. On the Spatial Decoder and Temporal Decoder, there are 9 user instructions, including three JTAG
mandatory instructions. The extra instructions allow a degree of internal device testing to be performed, and provide additional external test flexibility. For example, all device outputs may bs made to float by a simple JTAG
sequence.
For full details of the facilities available and instructions on how to use the JTAG port, refer to the following JTAG Applications Notes.
1o a.8.1 Coanection of JT~ra pins in non-JT7~s systeas Signal DirectionDescription I

trst Input This pin ties an internal puu-up, Dut must be taken tow at power-up even i1 the JTAG features are not being used. This may be acnieved Dy ccnnecting trst in common with the chip reset pin reset tdi . Input These pins have internal pull-ups, and .:ay be deft I

tms dixonnected it the JTAG circuitry i is not being used.

tck Input This pin doa~s not have a pull-up, and snouid be tied i to ground if the JTAG circuitry is not used.

tdo Cu;put Nign impedance except during JTAG scan I

operations. If ,JTAG is not txing used, :.'~is pin may be lett disconnected.
I

Tablra !r.8.1 Bow to connsct JTAG inputs 214~42~

A.8.2 Laval of Conformance to IEEE 119.1 A.8.2.1 Rubs All rules are adhered to, although the following should be noted:
Rules Description 3. i . t (b) I The trst pin is provided.

3.S.t(b) I Guaranteed for ail public instrucnons (see iEc'c oa9.t i 5.2.1 (c)).

$~2v (c) Guaranteed for all public instnxuorts.
For some private i instructions, the TOO pin may be acave during any or me ,' states Capture-OR, Exitt-DR, Exit2-DR
~ PauseDR. t 5.3.t (a) I Power on-re,~t is achieved by use of the ust pin. j 62.t(e.~ Acode for Ne BYPASS instrtxtion is loaded m the Test-t.og~c~
Reset state.

7_t.t(d) I Un-anocated insuuction codes are ecurvatent to 3YPASS.

~ 7.2.1 (C) There is no device ID register.
I

' Table A.8.2 JTAG Rules 214~42'~

Flutes Dexr,puon I

7.8.1 (b) _ Single-step cperatian recuires external control of ti~e system I

j cock.

7.9. t (...i There ~s no RUN81ST !ac:lir~.
I t 7. t t. t (...)There ~s no ICCOOE instruction.
i There is no USEflC00E instruc:,on.
i 2.t. t (C) There ~s no CevKe identification register.

i 8.2.' ~c~ GuaranteeC to all puoiic ins;ructions.
m The ap:aran: '.ength ct ' I

the path from tdi to tdo may change under certain i j circumstances while private instruction coCes are goaded. I

8.3. t (d-,) Guaranteed for au public instructions.
Oata may ce loaded at ;

times other than on the using edge of tck wniie ;mate instructions codes are loaded.

t0.a.t (e) During INTEST, the system clock pm must Ce conzo,led externally. t r 10.6.' (c) During INTES T, output pms are controued Cy Cata sh~t;ed in via tdi.

Table A.8.2 JTAG Rulss A.8.2.2 Recommendations Recommendation DeSCription 3.2.1 (b) tck is a high-impedanc input, i -3.3. t (c) tms has a h,gh impedance Dutl-up.
, 3.6.1 (d) (Applies to use of chip). i 3.7.1 (a) (Applies to use of chip).

6.t.t(e) The SAMPLEiPRELOAO instruc;~oncode,s;caCec Curing Capture-IR.

I 7.2. t (~ The INTEST instruction ,s supported.

7.7. t (g) I Zeros are loaned at system output pms during EX'EST.

.7.2(h) I Alt system outputs may be set hi him 9 oedar.ce.

7.9.1 (~ I Zeros are loaded at system input pms during INT'cS T.

8. t . t (a.e) Design-specvfic :est Cata registers I are not puolidy acoess,Cle.

Table A.8.3 Rezommendations met ,,~ ~ 2145425 Recommendation pe$,uiption t 0.4. t (r) During EXTEST, the si9nat driven into ttte on.thip logic hom tt~e system clock pin is that supplied exiemally.

Table A.8.4 Recommendations not implemented A.8.2.3 Permissions permi5g~pns ~ 085Criptidn 3.2. t (c) ~ Guaranteed for all public ir~~do~.
, o. t . t (~ The instruccon register ~ not used to capture des;gn.scec:~c l information.

j ' 2~t'(9) Several additional public insWctions r-- are promceo.

I 7.3. t (a) Several prtvate instrucsfon codes are allocated.

.3. t (c) I (Rule?) Such mstrucDorts codes ate documented.

~ 4v (~ I Additional codes perform idandcatly to BYPASS. ' t Ov . t (') Each output pin has its own 3-state I control. ' _ l t 0.3. t (h) __ A parauel latch is prov;ded.

10.3. t (I,j) Ouring EXTEST, input pins are controlled by data s~~tteC .n ma tdi.

t O.o. t (d,e) 3-state cells are not forced inactive in the Test-Logic-Reset state.

Table A.8.5 Permissions met 214542v SECTI~1'~ A.9 Spatial Decoder 30 MH, operation 'Decodes MPEG, JPEG & H.261 Coded data rates to 25 Mb/s 'Video data rates to 21 MB/s Flexible chroma sampling formats Full JPEG baseline decoding Glue-less DRAM interface Single -5V supply 208 pin PQFP package ~Max. power dissipation 2.5W
'Independent coded data and decoder clocks ~LTses standard page mode DRAM
The Spatial Decoder is a configurable VLSI decoder chip for use in a variety of JPEG, MPEG and H.261 picture and video decoding applications.
In a :;minimum configuration, with no off-chip DRAM, the Spatial Decoder is a single chip, high speed JPEG decoder.
Adding DRAM allows the Spatial Decoder to decode JPEG
encoded video pictures. 720x480, 30Hz, 4:2:2 "JPEG video"
can be decoded in real-time.
with the Temporal Decoder Temporal Decoder the Spatial Decoder can be used to decode H.261 and MPEG (as well as JPEG). 704x480, 30Hz, 4:2:0 MPEG video can be decoded.
Again, the above values are merely illustrative, by way of example and not necessarily by way of limitation, of typical values for one embodiment in accordance with the present invention. Accordingly, those of ordinary skill in the art will appreciate that other values and/or ranges may be used.

214~42~

A.9.1 Spatial Decoder Signals Signal Name ~ ~ Pin Number Dacrsption UO

coded_ctock I 182 Coded Oata Port coded_Cata(7:OjI 172, 171, 169, Used to supply I 166, t67, 166, cods ~ta or Toker~s 164, to the Spa;ial Decoder .
cooed_eztn I 174 coded_valid I I 162 See sections A.10.1 coeed_accept 0 161 A.4.t Cyte_mode I 176 enaole(t:Oj I t26, 127 Miuo Processor Interlace (MP1).

~" I 125 aCdr(6:Oj I I 136, 135, t33, I 132, t31, t30, Cats ~0' See section A.6.1 0 152, t 5 t , t 49, 147, 145, 143, t 41, id0 Wq 0 ~ 1~

DaAM_data(3t:0]UO 15, 17, t9. 20, 22, 25, 27, 30.
31, OFiAM Interface.
33, 35. 38, 39, 42, 44, 47, 49, 57, I
59, 61, 63, 66, 68, 70. 72, 74, 76, I
See section A.5.2 l 79. 81, 83. 64, I

DRAM_addr(tO:Oj0 184, 186, 188, j 169, 192, 193, 195, t 97, 199. 200, CAS(3:Oj 0 2, 4, 6, 8 0 204 j DRAM enable I 112 out_Cata(B:Oj 0 88, 89, 90. 92. Output 93, 94. 95, 97, Port.

' out_eztn 0 87 See cut_valid I O 99 section A.4.
t I
cut_accept I 100 ;

tck I t15 ,fTAG
port.
I

'.ci I tt6 I

See ;~o O 120 section A.8 I
I

tns I 17 I

trst ~ I 21 I

Table A.9.1 Spatial Decoder signals Signal Name ~ Pin Number pe~y~~on decader_clock I 177 '~ he mam oecxer cock. See sec0on A.7 reset I I ~ 160 ,_-_ Reset I
Table A.9.1 Spatial Decoder signals (contd) Signal Name VO Pin Num.~.--,.- Description tph0ish I 122 If override = l then tph0ish and tph 1 ish are tphliSh I 1~ inpuLS tOf the On.Chip hv0 pha58 CIOCk .

override I 110 For normal operation set override = 0.

tph0ish and tph t ish are ignored (sa connect to GND or Voo~_ chiplest I 111 Set chiptest = 0 for normal operation.

tloop I 114 Connect to GND or Voo doing normal operation.

ramtest I 109 If ramtest = t test of the onfhip RAMS s~

enabled.

Set ramtest = 0 for normal operanon.

pllselect I 178 If pllseleet = 0 the on.cr,ip phase locked loops are disabled.

Set pilselect = 1 for normal operation.

I 180 Two Docks required by ~e DRAM interface q I 179 during test operation.

Connect to GND or Vpo doing normal Operation.

Pdout O 207 These hvo pins are connec;ions for ~, -pdin I 206 ~ external filter for the phase tuck loop.

Table A.9.2, Spatial Decoder Tesi signals Signal Namej Signal ~ I Signal Pin I Pin pig, Name Pin Name i Signal Name I~c 208 'nc ~15o inc ItOa c2 ~nc test 0m 1207 nc i ~
155 nc I1C3 5' nc j ;est can ~ IWa I I ; m 206 154nc t . .:J

nc ;
~

GNC i Inc 115oVDO 110 ; 4g j t GRAM_Cata( 205 nj i20a~data(7j 1t52 Iout_ac:ept j'.0 Is8 inc i DRAM_addr(Oj 203I I out 99 I 's' data(6J t vaud DRAM
I 51 ~a~a( t 5;

vG D ~ 1 1 1 I j ' s6 202 nc t out_data(0) 98 nc ~c 20t~ 1 ~ i GNO
data[5j 149 out_data(t 97 J

iDRaM_aCdr(tj 200nc 1a,8 GNO
1 96jORAM ;aa cata(t7j i OR.~M_addr(2jI 199~ 147out_data(2] 195 ~ .43 data(aj nc ~GNO 1 198GNO 1 146Iout_data(3) 94 DRAM_Cata(t8]X42 OaAM_addr(3JI t97ldata(3j ~ t45out I93 ~V00 data(4J

nc t96Inc 1a4out_data(5j 192 ~nc 4 V ]

CRAM_addr(aj( 195I 1143 1 91 I ~ 39 data(2j V00 ORAht data( t VOD 1 194nc 142I I90 I i 38 out_data(6) DRAM_Cata(20j ' D RAM_addr(5] t 1 ~ t out_data(7j 1 89i i 37 93data( a nc 1 t j I ORAM_addr(6jI t i t ~ 88~ ~ 36 i 92data(OJ 40 out_data(8] ND !
G

c 1191 Inc 1139 out 87(DRAM ~5 extn cata(2tj 1190 ~VDD 1138 IGNO i86 jnc ,3s ' 'CRAM_aodr(7j't89 nc 1137 ORAM_oata(OJ 185 IORAM_Cata(22j "'3 i DR~,nn_adCr(8]188 addr(6J t36 DRAM_data(1 18a I

j VDD

VGD 1187 addr(5J 135 DRAM_data(2) 83 ~ORAM_Cata(23] i3t ORAM_aadr(9JIt86 IGNO It34 VDO 182 DRAM_data[24j ~30 i ~c t addr(4J 1 DRAM_data(3J 8 I I 29 85 I 133 t nc CaA,~A_addr(184 addr(3J 1 ~ 80 j 2g t 0] t nc GNO

~GND t83 addr(2j tat DRAM_data(a) I79 DRAM

Cata(25j jcoced_c:ocic1182 addr(iJ ~t30 GNO i78 ~nc 125 ~vCO 1181 V00 1129 nc ~77 IORAM j25 / Cata(26j test ran I I t ORAM_data(Sj 176 ~ ; 24 180 addr(Oj 28 nc ' test pm ~ I ~ nc ~ ~ I 23 t enaove(0) 127 75 vOD

~I test ~ I I j ~ ' 22 can 178 enaoie( t 7a DRAM_Cata(27j j ~
DRAM_data(6J

laecxer_ ipck ~ t25~VDD I73 jnc .2' iiT7 'rw i by;e_moCe ~ j 1 DRAM data(7]I72 ~ DRAM rata t76 j GNO t [ 28J :20 iGNO I 175 ~ 1 1 nc ! ORAM Caa(29j test pm t23 71 19 i ccoe4_extn ! test 1 ~ ORAM data(8)I70 I GNO ! '. 9 17a ~ pin 122 ~ ~

Table A.9.3 Spatial Decoder Pin Assignments -PinSignal Sgnat Nar~eP
~ Name r Pin !
Signal Name "c Z08 nc 155 I nc t 52 -_ __ ~
, c test pin 207 ~ 155 nc ' 5 J3 t ~
nc test pin 205 irq 154 nc '.C2 5C
I
nc GND 205 nc t53 VOD ;C1 a9 ' !
GRAM_oata(t5j 244 I data(7]t52 out_ac=ect nc e3 DRANt_addr(Oj203 data(6j15t out_va~id :9 a __ ~
D=aM_data(16J

VOD 202 nc t50 I Sd ' a6 out_cata(01 ~ r~

nc 20t data(5j149 out_data(tj 97 I GNO 45 _ DRAM_addr(1jZ~ nc 1,48 GNO 96 GRAM data(17jas OFiAM_addr(2jt99 data(4jt47 out_data(2) 95 I nc a3 GN0 198 GNO t46 out_daa(3] 94 I ORAM_Cataa2 ORAM_addr(3j197 I data(3]145 cut_data(a] 93 v00 ~c t96 nc tad out_Cara(Sj 92 nc a0 -D~M_addr(aj195 data(Z]tai I 91 39 ~ I I
V00 DRAM_data(19j V00 19a nc 142 out_data(6] 90 38 ORAM_data(20J I

DRAM_addrt5j193 data(1]141 out_data(7) 89 37 nc DRAM_addr(6jt92 data(Oj140 out_data(8j 88 36 GND

191 nc t39 out_extn 87 35 ~
ORAM_cata(27j GN 190 V00 138 D 86 ;,,~
GNO ~
nc DRAM_adCrT 189 nc 137 ORAM_data(Oj ?~ DR,AM_Cata(22J33 j ORAM_addr(8j188 addr(6j136 DRAM_data[1] 8a V00 32 I
~

VOD 187 addtj5j135 DRAM 93 DRAM_data(23j data(2] ;

DF1AM_addr(9j186 GNO 134 00 82 DRAM data(24j30 V

nc t85 addr(4jt33 ORAM_data(3j 81 nc 2g t II

ORAM_addr(10j184 addr(3j132 nc 80 GND 28 I

GND t83 addr(2j131 ORAM_data(4j 79 DRAM_data(25j~7 ~

coded Dock t82 addr(1j1130 GND 78 nc 26 ' VDO 181 V00 129 nc 77 DR,AM_data(25j25 ~

test pin t80 addr(OJ128 ORAM_data(5 76 nc 2a ~

test pin 179 enable[OJi27 I nc 75 VCD _,.
t ' t test Din t78 enable(1]t26 ORAM_data(6] 74 22 t DRAM_data(2T) decoder 177 rw 125 VDD 73 21 clock I
nc byte_mode 176 GNO 124 I DRAM_Cata(7~ 72 DRAM_data(29jJO

--GNO t test ... 123 nc 7t -75 pin I
,. C~,:.M_data(29J

coded_exu~ t7a est 122 I DRAM_data(8 70 , t pin t 6 GND

Table Spatial A.9.3 Decoder Pin Assignments S~gnai Nartse ~ Signal I ~ Signal Pin Name Pin Name ~
- a,n i Signal aar~e ~
~~n i nc 173 _~t I GND I69 t2t ~ OA~.N_dataf3C,l ~ ; 7 cccea_data(TJ~ tdo 120 ORAM data(9J I nc ~ t t72 I 68 5 ~!=cced_Cata(6JIt71nc f ne ~67 ~CRAH
119 aa;a(3tJ
~t5 t 'v00 t70 IV00 IttBDRAM_data(tOJ~66 t4 L ~vDO ' cocea_Ca;ajS)I tms t VDD I55 tfig t I nc 7 w I c=dee_eata(aJ1 tdi t nc I 64 j w~ ' t , t68 t 2 ~
6 i =ceea_cata(3)t tck t ORAM_dara( _ 67 t 1 t ) 63 5 i .1 t co~ata(2J 166 test pin t nc -~nc ~10 ~G~D 1165GNO 1t3 ORAM_data(t2j6t I ~GNO

i coCed_da;a(I OFtAM_enabtet GNO I 6J
t J 164 t I ~AS'(Oj 2 ~ 9 I

=cced__a;a(0]t test pin t OFtAM_data(13) ' 63 11 =9 I nc 1 , coceC ~a~id test pin t ne i t 52 1 t X58 !~ttJ
0 i6 _cceC_accea test pin t09 Dt~,M_data(t4J
I t6t ' S7 ~

, ;reset I t60 nc 108 I I ,v"'~(2J
VDO (.6 --- ' IvCO t59 nc t07 nc 55 ~ nc I3 I nc 158 nc 106 nc ~ 5a ir~(3) I2 I I

I nc t nc __L 05 ~__ . __ nc i t 57 ~ 53 Table A.9.3 Spatial Decoder Pin Assignments (contd) A.9.1.1 "nc" no connect pins The pins labeled nc in Table A.9.3 are not currently used these pins should be left unconnected.
A.9.1.2 Vt~t~ and GND pins ns gill be appreciated by one of ordinary skill in the art, all the V,,~, and GND pins provided should be connected to the appropriate power supply. Correct device operatio;~

cannon b~ ensured unless all the V,~~ and GND pins are correctly used.
A.9.1.3 Test pin connections for normal operation "pine pins on the Spatial Decoder are reserved for internal test use.
Pin numtxr Connection Connect Io GNO for normal oxration COnneCt to V'p for normal ooeration leave Open C~rcu~c 'or mcrmai ocerat~cn Table A.9.4 Default test pin connections A.9.1.4 JTAG pins for normal operation See section A.8.1.

A.9.2 Spatial Decoder memory map Addr. (hex)Register None _ See taoie . -,--------~.
x00 ... Intertupt service uea I A.9.6 0x03 0x04 ... Input circuit registers A.9.7 0x07 0x08 ... Stut code detector registers OxOF

0x10 ... Butter start-up control t A.9.8 Oxt 5 registers 0x16 ... Not used 0x17 ~

I
0x18 ... DRAM interface con6guratlonI A.9.9 0x23 registers 0x24 ... Buffer manager access A.9. t C
0x26 and keyhole registers 0x27 Not used 0x28 ... Hutfman decoder registersA.9. t 3 Ox2F

0x30 ... Inverse quantisar registersI A.9, t a 0x39 0x3A ... Not used 0x313 Ox3C fleserved Ox3D ... Not used Ox3F

0x40 ... Test registers Ox7F

raffle A.9.5 Overview of Spatial Decoder memory map ,w 215425 Addr.
(hez) num. Register Narr,e Page references Qx00 7 chip_eve=t CED_EVENT_0 6 not used ~-~-, S Illegal_length_count_event SCD_ ILLEGAL_ LENG TH_ COUNT
I , reserved may read t or 0 i SCD_JPEG_OVERLAPPING_START
3 overtapping_smrt_event -""' I
SCD_NON JPEG_OVERLAPPING_START
2 unrecognised_start_event I
i SCD_ UNRECOGNISED_START
stop_atter_picture event i I
SCD_STOP_AFTEp PICTURE
0 non_aligned_sLart_event I SCD_NOW ALIGNED STAR
T
Oz~ ~ 7 chip_mask CED_MASI~O
j ~ 6 not used Iliegal_length_count_mask a reserved write 0 to this location SCO_JPEG_OVERLAPPING_START
3 nonJpeg_c',erlapping_start_mask 2 unrecognised_atart_mask t stop_after~icture_nnsk i I 0 non aligned_start_~nask 0x02 I ~ Idct too_few_event IOCT_DEFF_NUM
i 6 idct too_many_event IDCT_SUPER_NUM
5 sccept_enable_event i9S_STR~ END_EVEN7 i 4 ) target_met_event 6S_TARGET_ME)_EVENT
3 counter flushed_too_atrty_erent i i3S_FLUSH_BEFORE_TARGET_MET EVENT
2 I counttr flushed event BS_FLUSt~I_EVENT
i I parser_event OEMUX_EVENT
0 huflman event NUFFMAN_EVEIVT
Table A.9.6 Interrupt service area registers 2i~~~~~

~dCr. ~
flegister Name ( Page references hex) ~
n m ~ ~
u .

Ox03 ~ ~ ida_too_few_mask ~

6 idct_too_many_mask accept_enable mask i 4 target_met_mask 3 counter_flushed_too_early_mask 2 counter flushed_mask parser_mask .

0 huffman_mssk Table A.9.6 Interrupt service arsa registers (contd) Addr. ~ Brt Re9~sier Name ~ Page references (hex) num.
OxOa7 coded_busy 6 enable mpl Input coded eitn 4:0 I not used CxCS~ I coded_data t 7:0 CxOfiI I not used 7:0 0x077:0 not used OxC97:1 notused 0 start_codt_detecfor_accsss , also Input clrcu'rt_access j CED_SCD_ACCESS
~

0x09 7:d not used CED_SCa CONT'RO~
I

3 aop_after~icture 2 discard eaension_data 1 discard_user_data 0 Ignore_non_aligned OxOA 7:5 not used CED_SCO_STATUS

4 Irtftrt_SlQuerlCe_Start 3 discard_all_da~ta 2:0 siart_code_search j Table A.9.7 Start code detector and input circuit registers 2i454~5 AdCr. I ait Regixter Name Page references (hex)~ I
num .

0x087:0 Test register kngtti_count OxOC7:0 I

Ox0072 I not used t:0 start code_detector_coding_srandard OxOE7:0 start_value OxOF7:4 not used 3:0 pfcture_number Table A.9.7 Start code detector and input circuit registers (contd) j Bit :,dCr.

Reg~tter Name Page references ("ex)num .

OxlO 7a notused 0 startup_trccess CED_BS ACCESS

Oxtt 7:3 notused 2:0 bit count~rescafe CED_8S_PRESCALE

0x12 7:0 bit_count_target CED_BS_TARGEr 7:0 bit_count CED_BS_COUNT
-C:t4 7:t not used I

0 otrehip_aww CED_B,S_QUEUE
I

OxlS 7:1 notused 0 ena0~ strssm CED_6S_ENABLF NXT STM
I

Table A.9.8 Buffer start-up registers 2i 4~~~~

Addr.Bit Register Name Page references (hex)num.

OxtB 7:5 notused 4:0 pagv_stut_length CED_IT PAGE_START_LENGTH

Gxt9 7:4 notused 3:0 read cycle length OxIA 7:4 notused -' ~

3:0 wtite_cycle length Table A.9.9 DRAM interface configuration registers ~- ~ 2145425 Addr. Bit Register Name Page (hex) num. references OxlB 7:4 not used 3:0 refresh cycle-length OxlC 7:4 not used i 3:0 CAS-falling OxlD 7:4 not used 3:0 RAS-falling OxlE 7:1 not used 0 Interface timing accesss OxlF 7:0 refresh_Interval 0x20 7 not used 6:4 DRAM-addr_strength[2:0]

3:1 CAS strength[2:0]

0 RAS-strength [2]

0x21 7:6 RAS_strength[1:0]

5 : 3 OEWE-strength [2 : 0]

2:0 DRAM data-strength[2:0]

0x22 7 ACCESS bit for pad strength etc?not used CED DRAM CONFIGURE

6 zero buffers 5 DRAM enable 4 no refresh 3 :2 row address bits [1:0]

1 : 0 DRAM_data width [1 : 0]

0x23 7:0 Test registers CED-PLL RES CONFIG

Table A.9.9 DRAM interface configuration registers (contd) - 235a -Addr. Bit Register Name Page (hex) num. references 0x24 7:1 not used 0 buffer manager access 0x25 7:6 not used 5:0 buffer manager keyhole-address 0x26 7:0 buffer manager keyhole data Table A.9.10 Buffer manager access and keyhole registers 2i4542~

Addr. Bit Register Name Page references (hex) num.

0x00 7:0 not used i OxOt 72 I i i 1:0 cdb_bast Ox02 7:0 i QxC3 7:0 i 0x04 7:0 not used 0x05 72 1:0 cdb_kngth 0x06 I
7:0 0x07 7:0 0x08 7:0 not used 0x09 7:0 cdb_read OxOA 7:0 0x08 7:0 OxOC 7:0 not used 0x00 7:0 cdb_number ( CxOE 7:0 i OxOF 7:0 0x 7:0 not used 0x11 7:0 tb_bise Ox 7:0 t 0x13 7:0 i Ox 7:0 not used d 0x15 7:0 ta_ttngttt Cx 7:0 fi Oxi7 7:0 OxtB 7:0 notused Ox 7:0 tb_read _ Ox 7:0 A

0x18 7:0 I

0x1 7:0 not used - _ C
( 0x10 7:0 ib number ~

I OxIE7:0 ~~t 7~
F
~

Table A.9.11 Buffer manager extended address space .-~- 214542 .
ert Register Name ~ Page Mx) references 0x20 num. not used 7:0 Ox2t 7:0 bufter_limit Qx22 7:0 0x23 7:0 i ~ I

Qx24 7:4 not usad 3 cdb_tutl 2 cdb_empty 1 tb_full 0 tb_empty Table A.9.11 Buffer manager extended address space (contd) Addr. Bit Register Name Page references (hex) num.

0x28 7 demux_access CED_H_CTRL,(7J

6:4 huffmsn_enor_code(2:0) CED_H_CTRL(6:4/
I

3:0 private hutfman control bits (3J selects special CBP, (2J selects 4J8 bit fixed length CAP

Qx29 ~ perser_ertor_code CED_H
7:0 DMUX_ERR i Ox2A 7:4 npt ~
i 3:0 demux_keyhob_sddress 0x28 7:0 CED_H_KFYHpL,E ADOR

Ox2C 7:0 demux _keyhote_dsta CED_H
KEYHOLE

Ox20 7 dummy_last~tcture CED_H
ALU_REGO, r_dummY_raast_~ame_bit 6 tield_info GED_H_ALU_REGO, r_field rnlo_Ort Sa not used 0 continw CED_N_ALU_REGO, r_conUnue_b~r Ox2E 7:0 rom_rwislon CED_N_ALU_REG1 F 7:0 private register Table A.9.12 Video demux registers ,~~ 214542 Addr. I Brt Re9~ster Name Page references (hex) ~ num.
au~x2F 7 CED_H TRACE_EVENT write 1 to single ste0. one will be read when the step has peen completed 6 ~ CED_H TRACE_MASK set to one to enter single step mode CED_H_TFiACE_RST partial reset when seduenced 1,0 b:0 not used Table A.9,12 Video demux registers (contd) ACCr. ~
Bit Fiegisier Name Page references ," num.
~'~ex) Cx00 7:0 notused OxOF

OxlO I horiz~els r_horiz,~sls 7:0 t Oxtt7:0 Ox I vert~ets t ,nr>rpets -.
t 7:o Cx 7:0 t Cx 72 not used t t a t t t Duffer size r_bulfer_sue :0 ~c I
t 7:0 Ox 7:4 not used I

3:0 pel_aspeci r~rel_aspect I

Cx 7 _ I
t ~ not used 1:0 bit rate r_biLrale CxtB 7:0 Qxt9 7:0 I

CxIA 7:4 notusld 3:0 Ic_rate r p ~ic_rate OxtB 7:t notused t 0 constrained r_constrained I :.xtC7:0 picture_type I

Ox h261 ~ic_type t I
7:0 ~

Table A.9.13 Video demux extended address space (Sheet 1 of 8) ,aaar.fart t Register Name Page references hex) urt~ j I Oxt 72 not used E

1:0 broken Closed ~ j t OxtF7:5 notused ~ I
t I 4:0 predictlon_mode 0x20 7:0 vbv_delay j 0x2 7:0 t j 0x227:0 prtvate register MPEG tult~elj fwd, JPEG
pending_hame_change 0x23 7:0 private register MPEG tull~el_bwd, JPEG
restart_index 0x24 7:0 private register horiz_mb_copy ~ I

0x25 7:0 plc number 0x25 7: not used t t max_h :0 Qx27 7:1 notused 1:0 msx v 0x28 7:0 private register scratch I 1 I j Qr2? 7:0 private register scratch2 ~ t t Ox2A7:0 private register saatcl~3 ~ I

028 7:0 Nt MPEG unusedt, H251 ingob I

Ox2C 7:0 private register MPEG llirst",~roup.
JPEG lfrst_scan 0~0 7:0 private register MPEG in~icture Ox2E 7 dumrny_last~icture r_rom_cantralI
I

6 geld info I j t Sa not used I I

0 Continue -.. t I

Ox2F 7:0 rom_revision -. I

0x30 72 not used I

t:0 dc_huft 0 Qx3t 72 not used ~ t t 1:0 I do hutf_1 ~ ' 0x32 72 not used t:0 do hutt_2 Table A.9.13 Video demux extended address space (Sheet 2 of 8) Addr.Brt Fegister !carne ~ Page references (Mx) num. I

0x33 72 not used ~

1:0 do huff 3 0x34 72 not used j 1:0 ac huf!_0 i 0x35 72 not used 1:0 ac huft_t 0x36 72 not used -t:0 ac_huft 2 Ox~ 72 not used -_.,_, _.

j 1:0 ' ac hutf_3 0x38 72 not used i i t:0 t~0 r_t~0 0x39 72 not used 1:0 t~1 r_tQ_ 1 Ox3A 7:2 not used j i 1:0 t~2 r_ttL2 ~ I

I 72- not used , 0x36 1:0 trt3 r_t~3 ( i I

pC3C 7:0 component_nam~e 0 r_c_0 Ih-Ox307:0 component_name_t r_c_ 1 Ox3E 7:0 component name 2 r_c_2 Ox3F 7~ component name 3 r_c_3 0x40 7:0 private registers 0x63 r_dc~red 0 0x41 7:0 0x42 7:0 r_dC~reE_t 0x43 7:0 0x44 7:0 r_dc~red 2 I

Ox4S I 7:0 ' I i i I 7:o r_oc,~red 3 I
oxas 0x47 7:0 i I 7:0 notused 0x48 OxdF

Table A.9.13 Video demux extended address space (Sheet 3 of 8) Addr. 6'rt ' Fie9istsr Name Page references (hex) num.
i px~ 7:0 r_prav_mhf CxSt I 7:0 0x52 7:0 r~rev_mvf Cx53 7;0 CxSd I 7:0 r~rev_mhb 0x55 7:0 -i 0x56 7:0 r~rev_mvb i I
0x57 I 7:0 0x58 7~ not used OxSF
0x60 7:0 r_horiz_mbcnt ox6, 7:0 0x62 I 7:0 r_vert_mbcnt 0x63 7:0 0x64 7:0 horiz_macroDlocks r_horu_mbs Ox55 ~ 7:0 j j Oxti6 I 7:0 vert_macroblocks r_vert mbs i i 0x67 I 7:0 ~ i f 0x68 I 7:0 private register r_restarLcnt I
I 0x69 7:0 Ox6A i 7:0 rettart_Interval r_restarLint Ox6t3 7:0 Ox6C 7:0 private register r_bik_h_cnt I
Ox6D 7:0 prtvate register r_bik_v_cnt Ox6E 7:0 private register r_compid Ox6F 7:0 max component_id r_max campid i 0x70 I 7:0 coding_stsndatd r_eodin~std i Ox7 t 7:0 private register r~attem i 0x72 7:0 I Dr~~te register r_fwd_r_size I 0x73 7:0-- ~ prate register r_bwd_r_size 0x74 7:0 not used I ~Y~
0x78 72 I not used 1:0 I btoCks_h 0 r_blk_h_0 Table A.9.13 Video demux extended address space (Sheet 4 of 8) ACdr.Brt Register Name Page references (hex)num I
t 0x79 72 I not used t t:0 blocks_h_1 r_blk_h_t I 7:2 t not used Ox7A
t t:0 I blocks_h_2 r_Dlk_h_2 Ox78 72 notused 1:0 blocks_h_3 r_blk h_3 Ox7C 72 not used 1:0 blocks_v_0 r_blk_v 0 0x70 72 not used I

t:0 blocks v_1 r_blk_v_t Ox7E 72 not used 1:0 Dlotks_v_2 r_blk_v_2 Ox7F 7:2 ~ not used t:0 blocks_v_3 r_blk_v_3 Cx7F 7:0 notusad OxF= t t Cxt007:0 dc_bits 0(15:0] CED_H_KEY_DC_CPBOI
I
OxtOF t I

Oxt 7:0 do bits_t(t5:0] CED_H_KEY_DG_CPBt t0 OxllF

0x1207:0 not used Oxt3F

OxtaO7:0 ac_Dits_0(t5:0] CED_H_KEY_AC_CPBOI
t Oxt4F t Oxt507:0 sc_Dits_t(15:0] CED_H_KEY I
OxlSF AC_CPBt Ox1607:0 not used Oxt7F j Oxt807:0 dc_usss_0 CED_H_KEY_ZSSSS_INDEXOI
I

OxtBt7:0 do zssss_t CED_H_KEY_ZSSSS_INDEX1 Oxt827:0 notused t OXt97 I

t 7:0 ac eob OCED_H_KEY_EC~_INDEXO
Oxt88 I

Table A.9.13 Video demux extended address space (Sheet 5 of 8) DEMANDES OU BREVETS VOLUMlNEUX
I LA PRESENTS PART1E DE C~TTE DEMANDS OU CE BREVET
COMPREND PLUS D'UN TOME.
CECI EST LE TOME ~ DE
I NOTE: Pour les tomes additionels, veuillez contacter 1e Bureau canadien des brevets JUMBO APPL~CA'TIOiVSIPA'~"E111TS _ TH1S SECTION OF THE APPLlCATION/PATENT CONTAINS MORE
THAN ONE VOLUME ~, .
THIS IS VOLUME ,~_ OF
' NOTE: For additional volumes-phase. contact the Canadian Patent Offica

Claims (41)

1. ~A system for decoding video data comprising a Huffman decoder;
an index to data (ITOD) stage for processing index numbers generated by said Huffman decoder, including;
a lookup table for converting said index numbers into Huffman decoded data;
an arithmetic logic unit (ALU) for processing said Huffman decoded data, including counters for counting through video data being decoded for providing an output which includes picture start information, and data buffering means having a plurality of buffers for allowing changes in presentation rate and display rate of the video data being decoded, whereby time spread for video pictures of varying data size can be controlled.

2. ~A spatial decoder system for video data comprising a Huffman decoder; an index to data and an arithmetic logic unit;
a two-wire interface interconnecting processing stages;
means for generating a control signal for controlling processing of a block of data signals, and means for transmitting said control signal concurrently with said block of data signals via said interface, thereby enabling serial processing for data and parallel processing for control.

3. ~A spatial decoder system for video data comprising a Huffman decoder; an index to data and an arithmetic logic unit;
and a ROM having separate stored programs for each of a plurality of picture standards, said programs being selectable by a token, whereby identifying one of a plurality of picture standards is facilitated.

4. ~A spatial decoder system for video data comprising a Huffman decoder; an index to data and an arithmetic logic unit;
a token formatter for formatting tokens, whereby DATA tokens are created.

5. ~A spatial decoder system for video data comprising a Huffman decoder; an index to data and an arithmetic logic unit;
a two-wire interface interconnecting processing stages, means for generating a control signal for controlling processing of a block of data signals, means for transmitting said control signal concurrently with said block of data signals via said interface, thereby enabling serial processing for data and parallel processing for control, a microcode ROM having separate stored programs for each of a plurality of picture standards, said programs being selectable by a token; and 674a a token formatter for formatting tokens, whereby processing for a plurality of picture standards is facilitated and DATA tokens are created.

6. A system as recited in claim 5, and further comprising:
a data buffering means immediately following said system, whereby time spread for video pictures of varying data size can be controlled.

7. A video data decoding system comprising: a Huffman decoder including a decoding stage and an Index to Data stage;
and a parser stage for sending an instruction to said Index to Data stage to select tables needed for a particular identified coding standard, said parser stage indicating whether the arriving data is inverted or not.

8. A system as recited in claim 7, wherein said tables are arranged within a memory for enabling multiple use of said tables where appropriate.

9. A pipeline system comprising:
a plurality of processing stages:

a universal adaptation unit in the form of an interactive interfacing token for control and or data functions among said processing stages, said token being a CODING STANDARD token for conditioning the system for processing in a selected one of a plurality of picture compression and decompression standards;
a Huffman decoder and parser forming one of said processing stages; and a program for handling a picture standard identified by said CODING_STANDARD control token, said parser being reset to an address location corresponding to the location of said program upon receipt of said CODING_STANDARD control token.

10. The system as recited in claim 9 further including a reset address selected by said CODING_STANDARD control token corresponding to a memory location used for testing said Huffman decoder and parser.

11. A system as recited in either claim 9 or 10 wherein said Huffman decoder includes a decoding stage and an index-to-data stage.

12. The system as recited in claim 11 wherein said parser stage sends an instruction to said index-to-data stage to select tables needed for a particular identified coding standard, said parser stage thereby indicating whether the arriving data is inverted or not.

13. A video parser for use with a multi-standard decoder, said video parser comprising:
a programmable state machine; and functional blocks for receiving data tokens having data encoded by respectively different video standards, the functional blocks coupled to one another and to the programmable state machine, said programmable state machine thereby enabled for controlling the functional blocks to decode the data in the received data tokens and place the decoded data into new data tokens.

14. The video parser of claim 13 wherein said functional blocks include:
a Huffman decoder; and a token decoder transferring to the Huffman decoder data in the form of data tokens to be processed by the Huffman decoder.

15. The video parser of claim 14 wherein the data includes Huffman code and the Huffman decoder replaces the Huffman code with an index number.

16. The video parser of claim 13 wherein the functional blocks further include an input shifter for receiving the data tokens and for shifting data in the data tokens into another of the functional blocks for decoding.

17. The video parser of claim 14 wherein the Huffman decoder receives control tokens in parallel with the data and passes the control tokens on to another one of the functional blocks without processing the control tokens.

18. The video parser of claim 13 wherein the functional blocks further include an index-to-data unit for converting the index to decoder data by way of a look-up table.

19. The video parser of claim 13 wherein the functional blocks further include an ALU for transforming the decoder data.

20. The video parser of claim 13 wherein the functional blocks further include a token formatter for assembling the transformed decoded data into the new data tokens.

21. The video parser of claim 14 wherein the programmable state machine produces a microcode control word and the microcode control word is sent to the Huffman decoder.

22. The video parser of claim 21 wherein responsive to the control word, said Huffman decoder requests data bits from the input shifter until a complete data symbol has been received and passes the index and the control word to the index-to-data unit.

23. The video parser of claim 22 wherein the index-to-data unit uses the control word to select the look-up table.

24. The video parser of claim 23 wherein the look-up table is identified by the control word.

25. A method of implementing a pipeline system, said system comprising the steps of:
connecting a plurality of processing stages;
creating a universal adaptation unit in the form of an interactive interfacing token for control and or data functions among said processing stages;
conditioning the system with a CODING_STANDARD token for processing in a selected one of a plurality of picture compression and decompression standards;
forming one of said processing stages with a Huffman decoder and parser;
operating a program for handling a picture standard identified by said CODING_STANDARD control token; and resetting said parser to an address location corresponding to the location of said program upon receipt of said CODING_STANDARD control token.

26. The method according to claim 25 further including the step of resetting an address selected by said CODING_STANDARD control token corresponding to a memory location used for testing said Huffman decoder and parser.

27. The method according to either claim 25 or 26 further including the step of connecting a decoding stage and an index-to-data stage to said Huffman decoder.

28. The method according to claim 27 including the further step of sending an instruction from said parser stage to said index-to-data stage to select tables needed for a particular identified coding standard, said parser stage thereby indicating whether the arriving data is inverted or not.

29. A method of operating a video parser for use with a multi-standard decoder, said method comprising the steps of:
programming a state machine for receiving data tokens:
receiving data tokens having data encoded by respectively different video standards;
coupling a plurality of functional blocks to one another and to the state machine;
enabling the state machine to control the functional blocks;
employing the functional blocks to decode the data in the received data tokens; and placing the decoded data into new data tokens.

30. The method according to claim 29 further including the steps of:
implementing a Huffman decoder within said plurality of functional blocks;
operatively associating a token decoder with said Huffman decoder; and transferring to the Huffman decoder from said token decoder, data in the form of data tokens to be processed by the Huffman decoder.

31. The method according to claim 30 wherein the data includes Huffman code and the Huffman decoder replaces the Huffman code with an index number.

32. The method according to claim 29 further including the step of implementing an input shifter with said functional blocks, said input shifter for receiving the data tokens and for shifting data in the data tokens into another of the functional blocks for decoding.

33. The method according to claim 30 wherein the Huffman decoder receives control tokens in parallel with the data and passes the control tokens on to another one of the functional blocks without processing the control tokens.

34. The method according to claim 29 further including the step of converting the index to decoded data by way of a look-up table and an index-to-data unit.

35. The method according to claim 29 further including the step of transforming the decoded data by use of an ALU.

36. The method according to claim 29 further including the step of assembling the transformed decoded data into the new data tokens.

37. The method according to claim 36 further including the steps of producing a microcode control word and sending the microcode control word to the Huffman decoder.

38. The method according to claim 37 wherein responsive to the control word, said Huffman decoder requests data bits from the input shifter until a complete data symbol has been received and passes the index and the control word to the index-to-data unit.

39. The method according to claim 38 wherein the index-to-data unit uses the control word to select the look-up table.

40. The method according to claim 38 including the step of identifying the control word by use of a look-up table.

41. A pipeline system, including:
a plurality of processing stages;
a universal adaptation unit in the form of an interactive token for control and or data functions among said processing stages, said token being a CODING_STANDARD token for conditioning the system for processing in a selected one of a plurality of picture compression and decompression standards;
and at least one of said plurality of processing stages being a reconfigurable stage conditioned by the CODING_STANDARD
token to process the selected one of the plurality of picture compression and decompression standards.