CA2145223A1 - Huffman Decoder - Google Patents

Huffman Decoder

Info

Publication number
CA2145223A1
CA2145223A1 CA2145223A CA2145223A CA2145223A1 CA 2145223 A1 CA2145223 A1 CA 2145223A1 CA 2145223 A CA2145223 A CA 2145223A CA 2145223 A CA2145223 A CA 2145223A CA 2145223 A1 CA2145223 A1 CA 2145223A1
Authority
CA
Canada
Prior art keywords
tokens
control
token
stages
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA2145223A
Other languages
French (fr)
Other versions
CA2145223C (en
Inventor
Adrian Philip Wise
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Chartoleaux KG LLC
Original Assignee
Discovision Associates
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from GB9405914A external-priority patent/GB9405914D0/en
Application filed by Discovision Associates filed Critical Discovision Associates
Publication of CA2145223A1 publication Critical patent/CA2145223A1/en
Application granted granted Critical
Publication of CA2145223C publication Critical patent/CA2145223C/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/0207Addressing or allocation; Relocation with multidimensional access, e.g. row/column, matrix
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/16Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/04Addressing variable-length words or parts of words
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/16Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668Details of memory controller
    • G06F13/1673Details of memory controller using buffers
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14Handling requests for interconnection or transfer
    • G06F13/20Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/28Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/42Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation
    • H04N19/423Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation characterised by memory arrangements
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/60Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding
    • H04N19/61Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using transform coding in combination with predictive coding
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/10Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding
    • H04N19/102Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the element, parameter or selection affected or controlled by the adaptive coding
    • H04N19/13Adaptive entropy coding, e.g. adaptive variable length coding [AVLC] or context adaptive binary arithmetic coding [CABAC]
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04NPICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/90Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using coding techniques not provided for in groups H04N19/10-H04N19/85, e.g. fractals
    • H04N19/91Entropy coding, e.g. variable length coding [VLC] or arithmetic coding

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Multimedia (AREA)
  • Computer Hardware Design (AREA)
  • Software Systems (AREA)
  • Mathematical Physics (AREA)
  • Compression Or Coding Systems Of Tv Signals (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
  • Image Processing (AREA)
  • Complex Calculations (AREA)
  • Television Systems (AREA)
  • Compression Of Band Width Or Redundancy In Fax (AREA)
  • Peptides Or Proteins (AREA)
  • Color Television Systems (AREA)

Abstract

A multi-standard video decompression apparatus has a plurality of stages interconnected by a two-wire interface arranged as a pipeline processing machine. Control tokens and DATA Tokens pass over the single two-wire interface for carrying both control and data in token format. A
token decode circuit is positioned in certain of the stages for recognizing certain of the tokens as control tokens pertinent to that stage and for passing unrecognized control tokens along the pipeline.
Reconfiguration processing circuits are positioned in selected stages and are responsive to a recognized control token for reconfiguring such stage to handle an identified DATA Token. A wide variety of unique supporting subsystem circuitry and processing techniques are disclosed for implementing the system.
CA002145223A 1994-03-24 1995-03-22 Huffman decoder Expired - Lifetime CA2145223C (en)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
GB9405914A GB9405914D0 (en) 1994-03-24 1994-03-24 Video decompression
GB9405914.4 1994-03-24
GB9504019.2 1995-02-28
GB9504019A GB2288957B (en) 1994-03-24 1995-02-28 Start code detector

Publications (2)

Publication Number Publication Date
CA2145223A1 true CA2145223A1 (en) 1995-09-25
CA2145223C CA2145223C (en) 1999-10-05

Family

ID=26304579

Family Applications (13)

Application Number Title Priority Date Filing Date
CA002145157A Abandoned CA2145157A1 (en) 1994-03-24 1995-03-21 Token technique in a pipelined video decompression system
CA002145158A Abandoned CA2145158A1 (en) 1994-03-24 1995-03-21 Multiple stage pipeline processor including reconfigurable processing stage for processing data having different standards and universal adaptation units and methods relating thereto
CA002145159A Abandoned CA2145159A1 (en) 1994-03-24 1995-03-21 Method and apparatus for an inverse quantiser
CA002145156A Abandoned CA2145156A1 (en) 1994-03-24 1995-03-21 Spatial decoder and pipeline machine including same
CA002145222A Expired - Lifetime CA2145222C (en) 1994-03-24 1995-03-22 Multistandard video decoder and decomposition system for processing encoded bit streams including start codes and methods relating thereto
CA002145223A Expired - Lifetime CA2145223C (en) 1994-03-24 1995-03-22 Huffman decoder
CA002145225A Abandoned CA2145225A1 (en) 1994-03-24 1995-03-22 Token technique in a pipelined video decompression system
CA002145221A Abandoned CA2145221A1 (en) 1994-03-24 1995-03-22 System and apparatus for decoding variable-length video data and methods relating thereto
CA002145220A Abandoned CA2145220A1 (en) 1994-03-24 1995-03-22 Decoder and video apparatus including token generator and methods relating thereto
CA002145224A Abandoned CA2145224A1 (en) 1994-03-24 1995-03-22 Apparatus for providing time delay to compressed video information and method relating thereto
CA002145425A Expired - Lifetime CA2145425C (en) 1994-03-24 1995-03-23 Video parser and pipeline system including same and methods relating thereto
CA002145427A Abandoned CA2145427A1 (en) 1994-03-24 1995-03-23 Correction for overlapping of start codes during token generation in a data pipeline system
CA002145424A Abandoned CA2145424A1 (en) 1994-03-24 1995-03-23 Video formatting apparatus and decoder system and methods relating thereto

Family Applications Before (5)

Application Number Title Priority Date Filing Date
CA002145157A Abandoned CA2145157A1 (en) 1994-03-24 1995-03-21 Token technique in a pipelined video decompression system
CA002145158A Abandoned CA2145158A1 (en) 1994-03-24 1995-03-21 Multiple stage pipeline processor including reconfigurable processing stage for processing data having different standards and universal adaptation units and methods relating thereto
CA002145159A Abandoned CA2145159A1 (en) 1994-03-24 1995-03-21 Method and apparatus for an inverse quantiser
CA002145156A Abandoned CA2145156A1 (en) 1994-03-24 1995-03-21 Spatial decoder and pipeline machine including same
CA002145222A Expired - Lifetime CA2145222C (en) 1994-03-24 1995-03-22 Multistandard video decoder and decomposition system for processing encoded bit streams including start codes and methods relating thereto

Family Applications After (7)

Application Number Title Priority Date Filing Date
CA002145225A Abandoned CA2145225A1 (en) 1994-03-24 1995-03-22 Token technique in a pipelined video decompression system
CA002145221A Abandoned CA2145221A1 (en) 1994-03-24 1995-03-22 System and apparatus for decoding variable-length video data and methods relating thereto
CA002145220A Abandoned CA2145220A1 (en) 1994-03-24 1995-03-22 Decoder and video apparatus including token generator and methods relating thereto
CA002145224A Abandoned CA2145224A1 (en) 1994-03-24 1995-03-22 Apparatus for providing time delay to compressed video information and method relating thereto
CA002145425A Expired - Lifetime CA2145425C (en) 1994-03-24 1995-03-23 Video parser and pipeline system including same and methods relating thereto
CA002145427A Abandoned CA2145427A1 (en) 1994-03-24 1995-03-23 Correction for overlapping of start codes during token generation in a data pipeline system
CA002145424A Abandoned CA2145424A1 (en) 1994-03-24 1995-03-23 Video formatting apparatus and decoder system and methods relating thereto

Country Status (5)

Country Link
JP (16) JP3302526B2 (en)
KR (1) KR950033895A (en)
CN (1) CN1174315C (en)
CA (13) CA2145157A1 (en)
GB (1) GB2288957B (en)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8284844B2 (en) 2002-04-01 2012-10-09 Broadcom Corporation Video decoding system supporting multiple standards
JP4143907B2 (en) 2002-09-30 2008-09-03 ソニー株式会社 Information processing apparatus and method, and program
KR20050085273A (en) * 2002-12-04 2005-08-29 코닌클리즈케 필립스 일렉트로닉스 엔.브이. Method and apparatus for selecting particular decoder based on bitstream format detection
CN1717939A (en) * 2003-02-19 2006-01-04 松下电器产业株式会社 Picture decoding apparatus, picture encoding apparatus, and method thereof
US7760949B2 (en) 2007-02-08 2010-07-20 Sharp Laboratories Of America, Inc. Methods and systems for coding multiple dynamic range images
US8139601B2 (en) * 2007-07-06 2012-03-20 Xmos Limited Token protocol
PL2195986T3 (en) 2007-09-18 2013-01-31 Lg Electronics Inc Method and system for transmitting and receiving signals
EP3171586B1 (en) 2011-10-11 2020-12-02 Telefonaktiebolaget LM Ericsson (publ) Scene change detection for perceptual quality evaluation in video sequences
CN106297631B (en) * 2016-08-30 2019-06-04 南京巨鲨显示科技有限公司 A kind of display and its error correction method with curve data error correction
US9666307B1 (en) * 2016-09-14 2017-05-30 Micron Technology, Inc. Apparatuses and methods for flexible fuse transmission
CN109491640B (en) * 2019-01-22 2023-08-01 上海艾为电子技术股份有限公司 Temperature detection device and temperature detection method
CN110350922A (en) * 2019-07-18 2019-10-18 南京风兴科技有限公司 A kind of binary-coded addressing method and addressing device
CN111208867B (en) * 2019-12-27 2021-08-24 芯创智(北京)微电子有限公司 DDR (double data Rate) read data integer clock cycle-based synchronization circuit and synchronization method
CN111312309B (en) * 2020-01-10 2023-05-02 电子科技大学 Circuit structure for improving read-write times of ferroelectric memory
CN111722581B (en) * 2020-05-28 2021-10-22 国电南瑞科技股份有限公司 Method for improving communication transmission and data processing efficiency of PLC and upper computer
CN113095015B (en) * 2021-05-08 2024-05-24 中国科学院上海微系统与信息技术研究所 SFQ time sequence circuit comprehensive calculation method, system and terminal

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6046585B2 (en) * 1979-03-06 1985-10-16 株式会社リコー Serial data transmission method
DE69229338T2 (en) * 1992-06-30 1999-12-16 Discovision Associates, Irvine Data pipeline system
US5325092A (en) * 1992-07-07 1994-06-28 Ricoh Company, Ltd. Huffman decoder architecture for high speed operation and reduced memory
US5351047A (en) * 1992-09-21 1994-09-27 Laboratory Automation, Inc. Data decoding method and apparatus
US5699460A (en) * 1993-04-27 1997-12-16 Array Microsystems Image compression coprocessor with data flow control and multiple processing units

Also Published As

Publication number Publication date
CA2145221A1 (en) 1995-09-25
GB2288957A (en) 1995-11-01
JPH08228346A (en) 1996-09-03
CA2145225A1 (en) 1995-09-25
CA2145424A1 (en) 1995-09-25
CA2145222C (en) 2002-09-10
GB2288957B (en) 1998-09-23
JP2003078914A (en) 2003-03-14
JP3170744B2 (en) 2001-05-28
GB9504019D0 (en) 1995-04-19
JP2002135778A (en) 2002-05-10
CA2145220A1 (en) 1995-09-25
JPH08279763A (en) 1996-10-22
CA2145425C (en) 2002-10-01
JPH0870452A (en) 1996-03-12
JPH08316838A (en) 1996-11-29
CN1174315C (en) 2004-11-03
JPH08228343A (en) 1996-09-03
JPH08116261A (en) 1996-05-07
CA2145427A1 (en) 1995-09-25
JP3302538B2 (en) 2002-07-15
JP3174996B2 (en) 2001-06-11
JP3302537B2 (en) 2002-07-15
CA2145157A1 (en) 1995-09-25
CA2145224A1 (en) 1995-09-25
JP3302540B2 (en) 2002-07-15
JPH08322045A (en) 1996-12-03
CA2145159A1 (en) 1995-09-25
JP3302526B2 (en) 2002-07-15
JP3302539B2 (en) 2002-07-15
JPH08237654A (en) 1996-09-13
JPH08228347A (en) 1996-09-03
JPH08322044A (en) 1996-12-03
JP2002142219A (en) 2002-05-17
KR950033895A (en) 1995-12-26
JPH08228348A (en) 1996-09-03
CA2145425A1 (en) 1995-09-25
JPH08228345A (en) 1996-09-03
CN1133534A (en) 1996-10-16
CA2145222A1 (en) 1995-09-25
JPH08228344A (en) 1996-09-03
CA2145156A1 (en) 1995-09-25
CA2145158A1 (en) 1995-09-25
CA2145223C (en) 1999-10-05

Similar Documents

Publication Publication Date Title
MXPA99001886A (en) Video decompression.
CA2145223A1 (en) Huffman Decoder
AU1675095A (en) Method and apparatus for implementing a databus voter to select the command signals from one of several redundant asynchronous digital processing units
EP0330455A3 (en) Image encoding apparatus
EP0235456A3 (en) Image processing apparatus
EP0367569A3 (en) Sound effect system
WO1998012704A3 (en) Nonvolatile writeable memory with program suspend command
CA2077604A1 (en) Method and apparatus for determining the frequency of words in a document without document image decoding
KR840002565A (en) Portable Data Processing and Storage System
WO1995010084A3 (en) Virtual addressing buffer circuit
EP0638900A3 (en) Disc data reproducing apparatus and signal processing circuit.
EP0550273A3 (en) Digital signal processing circuit board usable in a voice processing system
WO1980002759A1 (en) Slot scanning system
CA2143257A1 (en) Multipoint video teleconferencing apparatus for processing and combining compressed image information
YU45633B (en) DATA PROCESSING SYSTEM INCLUDING MULTIPLE DATA PROCESSING UNITS
EP0684606A3 (en) Disc data reproducing apparatus and signal processing circuit.
KR950033894A (en) Pipeline
MY118949A (en) Synchronization lag control apparatus and method
CA1286031C (en) Processor array comprising processors connected selectively in series or in parallel
JPS5578323A (en) Data transfer system
EP0171078A3 (en) Data processing device on ic ship
JPS55140926A (en) Address controller of data processor
EP0634731A3 (en) Output apparatus and method using plural data processing units.
EP0138045A3 (en) Apparatus and method for synchronization of peripheral devices via bus cycle alteration in a microprocessor implemented data processing system
DE68909841D1 (en) Video signal processing circuit.

Legal Events

Date Code Title Description
EEER Examination request
MKEX Expiry

Effective date: 20150323