CA2030676A1 - Circuit arithmetique matriciel - Google Patents

Circuit arithmetique matriciel

Info

Publication number
CA2030676A1
CA2030676A1 CA2030676A CA2030676A CA2030676A1 CA 2030676 A1 CA2030676 A1 CA 2030676A1 CA 2030676 A CA2030676 A CA 2030676A CA 2030676 A CA2030676 A CA 2030676A CA 2030676 A1 CA2030676 A1 CA 2030676A1
Authority
CA
Canada
Prior art keywords
multiplier
arithmetic circuit
matrix
matrix arithmetic
memories
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
CA2030676A
Other languages
English (en)
Other versions
CA2030676C (fr
Inventor
Toshiyuki Kanoh
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Publication of CA2030676A1 publication Critical patent/CA2030676A1/fr
Application granted granted Critical
Publication of CA2030676C publication Critical patent/CA2030676C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10—Complex mathematical operations
    • G06F17/16—Matrix or vector computation, e.g. matrix-matrix or matrix-vector multiplication, matrix factorization

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Pure & Applied Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Computational Mathematics (AREA)
  • Data Mining & Analysis (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Algebra (AREA)
  • Databases & Information Systems (AREA)
  • Software Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
CA002030676A 1989-11-28 1990-11-22 Circuit arithmetique matriciel Expired - Fee Related CA2030676C (fr)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP306497/`89 1989-11-28
JP1306497A JPH03167664A (ja) 1989-11-28 1989-11-28 マトリクス演算回路

Publications (2)

Publication Number Publication Date
CA2030676A1 true CA2030676A1 (fr) 1991-05-29
CA2030676C CA2030676C (fr) 1994-11-08

Family

ID=17957737

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002030676A Expired - Fee Related CA2030676C (fr) 1989-11-28 1990-11-22 Circuit arithmetique matriciel

Country Status (4)

Country Link
US (1) US5299146A (fr)
EP (1) EP0430181A3 (fr)
JP (1) JPH03167664A (fr)
CA (1) CA2030676C (fr)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100416250B1 (ko) * 2001-02-05 2004-01-24 삼성전자주식회사 시분할 방식의 행렬연산기
US10360163B2 (en) 2016-10-27 2019-07-23 Google Llc Exploiting input data sparsity in neural network compute units
US10175980B2 (en) * 2016-10-27 2019-01-08 Google Llc Neural network compute tile

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2141847B (en) * 1983-05-06 1986-10-15 Seiko Instr & Electronics Matrix multiplication apparatus for graphic display
JPS60163128A (ja) * 1984-02-02 1985-08-26 Nec Corp 乗算回路
JPS6347874A (ja) * 1986-08-16 1988-02-29 Nec Corp 算術演算装置
US4819155A (en) * 1987-06-01 1989-04-04 Wulf William A Apparatus for reading to and writing from memory streams of data while concurrently executing a plurality of data processing operations
DE3886625D1 (de) * 1987-09-01 1994-02-10 Siemens Ag Matrix-Matrix-Multiplizierer.
US5021987A (en) * 1989-08-31 1991-06-04 General Electric Company Chain-serial matrix multipliers

Also Published As

Publication number Publication date
US5299146A (en) 1994-03-29
EP0430181A3 (en) 1992-10-14
CA2030676C (fr) 1994-11-08
JPH03167664A (ja) 1991-07-19
EP0430181A2 (fr) 1991-06-05

Similar Documents

Publication Publication Date Title
KR860700165A (ko) X×y 비트배열 배율기/어큐뮬레이터 회로
TW279218B (en) Low pin count-wide memory devices and systems and methods using the same
EP0470030A3 (en) Fast memory power-on diagnostics using direct memory addressing
GB8801472D0 (en) Dynamic random-access memory
EP0493834A3 (en) Address generating circuit
GB2233131B (en) Output circuit for DRAM cells
GB2039432B (en) Electronic memory unit
GB2025096B (en) Memory board withlogical address modification
EP0177616A4 (fr) Systeme de selection d adresses dans une carte d entree/sortie.
DE68925569T2 (de) Dynamischer Video-RAM-Speicher
EP0088202A3 (en) Memory address sequence generator
DE3882324T2 (de) Dynamischer RAM-Speicher.
CA2030676A1 (fr) Circuit arithmetique matriciel
JPS5771578A (en) Address translation selecting circuit for memory array
GB2130766B (en) Memory address signal generating circuit
JPS5478615A (en) Digital memory address unit
DE69021696T2 (de) Gesicherte elektronische Massenspeichereinheit.
JPS54146932A (en) Address converter
JPS5437646A (en) Program loading system
GB8827130D0 (en) Self-refreshable dynamic memory cell
JPS55108983A (en) Electronic memory module
EP0444624A3 (en) Apparatus for generating an address to access a memory
DE3379519D1 (en) Dynamic reference potential generating circuit arrangement
JPS5478990A (en) Compound dynamic memory cell
EP0306198A3 (en) An active dynamic memory cell

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed