JPS54146932A - Address converter - Google Patents
Address converterInfo
- Publication number
- JPS54146932A JPS54146932A JP5576578A JP5576578A JPS54146932A JP S54146932 A JPS54146932 A JP S54146932A JP 5576578 A JP5576578 A JP 5576578A JP 5576578 A JP5576578 A JP 5576578A JP S54146932 A JPS54146932 A JP S54146932A
- Authority
- JP
- Japan
- Prior art keywords
- address
- bits
- memory array
- addresses
- virtual
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Abstract
PURPOSE: To reduce the number of memory elements by distributing and storing information concerning each page, which is stored in a memory array, into plural entries of the memory array.
CONSTITUTION: The correspondence table between virtual addresses and actual addresses is provided in memory array 4. When two different 7-bit memory array addresses 13 are generated from lower 6 bits 12a of virtual address 11 by address generator circuit 2 and one address is given, upper 6 bits of the virtual address corresponding to a pair of addresses which are stored in the memory array are read out; and when the other address is given, actual address 10 bits are read out. By the former read operation, upper 6 bits of the virtual address outputted to output data 21 and upper 6 bits of virtual address 11 are compared with each other by comparator 5. In case of agreement, a desired actual address is outputted to output data 21 by the latter read operation.
COPYRIGHT: (C)1979,JPO&Japio
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5576578A JPS54146932A (en) | 1978-05-10 | 1978-05-10 | Address converter |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP5576578A JPS54146932A (en) | 1978-05-10 | 1978-05-10 | Address converter |
Publications (1)
Publication Number | Publication Date |
---|---|
JPS54146932A true JPS54146932A (en) | 1979-11-16 |
Family
ID=13007943
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP5576578A Pending JPS54146932A (en) | 1978-05-10 | 1978-05-10 | Address converter |
Country Status (1)
Country | Link |
---|---|
JP (1) | JPS54146932A (en) |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5692018A (en) * | 1979-12-27 | 1981-07-25 | Toyo Linoleum Mfg Co Ltd:The | Manufacture of interior material |
JPS60144873A (en) * | 1984-01-05 | 1985-07-31 | Agency Of Ind Science & Technol | Memory device |
US6182696B1 (en) | 1998-10-27 | 2001-02-06 | Nordstrom Valves, Inc. | Dual isolation valve with rectangular flow passageways |
US6296016B1 (en) | 1997-11-12 | 2001-10-02 | Btr Plc | Double obturator valve |
-
1978
- 1978-05-10 JP JP5576578A patent/JPS54146932A/en active Pending
Cited By (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5692018A (en) * | 1979-12-27 | 1981-07-25 | Toyo Linoleum Mfg Co Ltd:The | Manufacture of interior material |
JPS6144995B2 (en) * | 1979-12-27 | 1986-10-06 | Toyo Linoleum | |
JPS60144873A (en) * | 1984-01-05 | 1985-07-31 | Agency Of Ind Science & Technol | Memory device |
JPH0319988B2 (en) * | 1984-01-05 | 1991-03-18 | Kogyo Gijutsuin | |
US6296016B1 (en) | 1997-11-12 | 2001-10-02 | Btr Plc | Double obturator valve |
US6182696B1 (en) | 1998-10-27 | 2001-02-06 | Nordstrom Valves, Inc. | Dual isolation valve with rectangular flow passageways |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JPS52130536A (en) | Semiconductor memory unit | |
ATE152280T1 (en) | STORAGE UNIT WITH AN ADDRESS GENERATOR | |
JPS5332633A (en) | Information processing unit | |
JPS54146932A (en) | Address converter | |
JPS53139939A (en) | Memory addressing method | |
JPS5460833A (en) | Buffer memory system | |
JPS5387132A (en) | Address converter circuit of magnetic file equipment | |
JPS558628A (en) | Data processing system | |
JPS5534748A (en) | Initial program read system | |
JPS5545169A (en) | Memory unit | |
JPS52149924A (en) | Address converter | |
JPS5552137A (en) | Character output system | |
JPS5644178A (en) | Buffer memory control system | |
JPS5557965A (en) | Address converter | |
JPS55157054A (en) | Disc cash unit | |
JPS55116135A (en) | Character generation system | |
JPS51124334A (en) | Information processing unit | |
JPS5588131A (en) | Character pattern generator | |
JPS54152926A (en) | Address assignment system | |
JPS5593582A (en) | Memory system | |
JPS5661096A (en) | Error detection system for read only memory electrically erasable | |
JPS55164924A (en) | Character processing unit | |
JPS55123737A (en) | Microprogram address control system | |
JPS54161859A (en) | Program indexing system | |
JPS5395527A (en) | Character generator |