CA2020275C - Apparatus and method for reading, writing, and refreshing memory with direct virtual or physical access - Google Patents

Apparatus and method for reading, writing, and refreshing memory with direct virtual or physical access

Info

Publication number
CA2020275C
CA2020275C CA002020275A CA2020275A CA2020275C CA 2020275 C CA2020275 C CA 2020275C CA 002020275 A CA002020275 A CA 002020275A CA 2020275 A CA2020275 A CA 2020275A CA 2020275 C CA2020275 C CA 2020275C
Authority
CA
Canada
Prior art keywords
address
memory
virtual
bits
physical
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CA002020275A
Other languages
English (en)
French (fr)
Other versions
CA2020275A1 (en
Inventor
Robert W. Horst
Ajay K. Shah
I. Ko Yamamoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tandem Computers Inc
Original Assignee
Tandem Computers Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tandem Computers Inc filed Critical Tandem Computers Inc
Publication of CA2020275A1 publication Critical patent/CA2020275A1/en
Application granted granted Critical
Publication of CA2020275C publication Critical patent/CA2020275C/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/0215—Addressing or allocation; Relocation with look ahead addressing means
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/10—Address translation
    • G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Memory System (AREA)
  • Dram (AREA)
CA002020275A 1989-07-03 1990-06-29 Apparatus and method for reading, writing, and refreshing memory with direct virtual or physical access Expired - Fee Related CA2020275C (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US375,428 1989-07-03
US07/375,428 US5329629A (en) 1989-07-03 1989-07-03 Apparatus and method for reading, writing, and refreshing memory with direct virtual or physical access

Publications (2)

Publication Number Publication Date
CA2020275A1 CA2020275A1 (en) 1991-01-04
CA2020275C true CA2020275C (en) 1996-08-27

Family

ID=23480857

Family Applications (1)

Application Number Title Priority Date Filing Date
CA002020275A Expired - Fee Related CA2020275C (en) 1989-07-03 1990-06-29 Apparatus and method for reading, writing, and refreshing memory with direct virtual or physical access

Country Status (6)

Country Link
US (1) US5329629A (ja)
EP (1) EP0407119B1 (ja)
JP (1) JPH087718B2 (ja)
AU (1) AU637616B2 (ja)
CA (1) CA2020275C (ja)
DE (1) DE69031411T2 (ja)

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5619445A (en) * 1970-12-28 1997-04-08 Hyatt; Gilbert P. Analog memory system having a frequency domain transform processor
US5907512A (en) * 1989-08-14 1999-05-25 Micron Technology, Inc. Mask write enablement for memory devices which permits selective masked enablement of plural segments
US5535354A (en) * 1991-03-11 1996-07-09 Digital Equipment Corporation Method for addressing a block addressable memory using a gray code
US5410664A (en) * 1993-03-31 1995-04-25 Intel Corporation RAM addressing apparatus with lower power consumption and less noise generation
JPH0778106A (ja) 1993-09-08 1995-03-20 Hitachi Ltd データ処理システム
MY112118A (en) * 1993-12-23 2001-04-30 Hitachi Global Storage Tech Netherlands B V System and method for skip-sector mapping in a data recording disk drive.
JPH07281948A (ja) * 1994-04-06 1995-10-27 Mitsubishi Electric Corp メモリ制御装置
US5506747A (en) * 1994-12-15 1996-04-09 Northern Telecom Limited Provision of FIFO buffer in RAM
US5765182A (en) * 1995-04-13 1998-06-09 Lsi Logic Corporation Interleaving memory on separate boards
US5617348A (en) * 1995-07-24 1997-04-01 Motorola Low power data translation circuit and method of operation
US6125425A (en) * 1996-03-29 2000-09-26 Intel Corporation Memory controller performing a mid transaction refresh and handling a suspend signal
JPH10240612A (ja) * 1997-02-27 1998-09-11 Canon Inc データ読出装置及び方法とそれを用いた印刷装置
US6173356B1 (en) * 1998-02-20 2001-01-09 Silicon Aquarius, Inc. Multi-port DRAM with integrated SRAM and systems and methods using the same
US6230237B1 (en) * 1998-09-09 2001-05-08 3Dfx Interactive, Inc. Content addressable memory with an internally-timed write operation
US6477598B1 (en) * 2000-07-20 2002-11-05 Lsi Logic Corporation Memory controller arbitrating RAS, CAS and bank precharge signals
US6625685B1 (en) * 2000-09-20 2003-09-23 Broadcom Corporation Memory controller with programmable configuration
US6493814B2 (en) * 2001-03-08 2002-12-10 International Business Machines Corporation Reducing resource collisions associated with memory units in a multi-level hierarchy memory system
US7346746B2 (en) * 2002-04-26 2008-03-18 Infineon Technologies Aktiengesellschaft High performance architecture with shared memory
US7120068B2 (en) * 2002-07-29 2006-10-10 Micron Technology, Inc. Column/row redundancy architecture using latches programmed from a look up table
US6961280B1 (en) 2003-12-08 2005-11-01 Altera Corporation Techniques for implementing address recycling in memory circuits
US7225287B2 (en) * 2005-06-01 2007-05-29 Microsoft Corporation Scalable DMA remapping on a computer bus
US20070044003A1 (en) * 2005-08-04 2007-02-22 Jack Doweck Method and apparatus of detecting and correcting soft error
US20110035557A1 (en) * 2009-08-05 2011-02-10 Nokia Corporation Fragmentation reduction using virtual sectors for static data
JP2011175450A (ja) * 2010-02-24 2011-09-08 Renesas Electronics Corp メモリアクセスシステムおよびメモリアクセス制御方法
US9880900B2 (en) 2015-12-08 2018-01-30 Nvidia Corporation Method for scrubbing and correcting DRAM memory data with internal error-correcting code (ECC) bits contemporaneously during self-refresh state
US9823964B2 (en) 2015-12-08 2017-11-21 Nvidia Corporation Method for memory scrub of DRAM with internal error correcting code (ECC) bits during either memory activate and/or precharge operation
US10049006B2 (en) 2015-12-08 2018-08-14 Nvidia Corporation Controller-based memory scrub for DRAMs with internal error-correcting code (ECC) bits contemporaneously during auto refresh or by using masked write commands
US11721384B2 (en) 2020-04-17 2023-08-08 Advanced Micro Devices, Inc. Hardware-assisted dynamic random access memory (DRAM) row merging
US12038847B2 (en) * 2022-09-26 2024-07-16 Advanced Micro Devices, Inc. A/D bit storage, processing, and modes

Family Cites Families (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3893084A (en) * 1973-05-01 1975-07-01 Digital Equipment Corp Memory access control system
US4453230A (en) * 1977-12-29 1984-06-05 Tokyo Shibaura Electric Co., Ltd. Address conversion system
US4292674A (en) * 1979-07-27 1981-09-29 Sperry Corporation One word buffer memory system
DE3138973A1 (de) * 1981-09-30 1983-04-21 Siemens AG, 1000 Berlin und 8000 München Vlsi-gerechter onchip mikroprozessorcachespeicher und verfahren zu seinem betrieb
JPS58102380A (ja) * 1981-12-11 1983-06-17 Hitachi Ltd 仮想記憶管理方法
JPS59207082A (ja) * 1983-05-10 1984-11-24 Nec Corp アドレス変換装置
US4725945A (en) * 1984-09-18 1988-02-16 International Business Machines Corp. Distributed cache in dynamic rams
US4991081A (en) * 1984-10-31 1991-02-05 Texas Instruments Incorporated Cache memory addressable by both physical and virtual addresses
US4637024A (en) * 1984-11-02 1987-01-13 International Business Machines Corporation Redundant page identification for a catalogued memory
JPS61206057A (ja) * 1985-03-11 1986-09-12 Hitachi Ltd アドレス変換装置
US4701843A (en) * 1985-04-01 1987-10-20 Ncr Corporation Refresh system for a page addressable memory
US4774653A (en) * 1985-08-07 1988-09-27 Hewlett-Packard Company Hybrid hardware/software method and apparatus for virtual memory address translation using primary and secondary translation buffers
JPS62222344A (ja) * 1986-03-25 1987-09-30 Hitachi Ltd アドレス変換機構
US4774659A (en) * 1986-04-16 1988-09-27 Astronautics Corporation Of America Computer system employing virtual memory
US4803621A (en) * 1986-07-24 1989-02-07 Sun Microsystems, Inc. Memory access system
JPS6398048A (ja) * 1986-10-14 1988-04-28 Matsushita Electric Ind Co Ltd 半導体記憶装置
JPH0812636B2 (ja) * 1986-12-24 1996-02-07 株式会社東芝 仮想記憶制御方式の計算機システム
JPH0721777B2 (ja) * 1987-02-25 1995-03-08 横河電機株式会社 キヤツシユ・メモリ制御装置
US4920477A (en) * 1987-04-20 1990-04-24 Multiflow Computer, Inc. Virtual address table look aside buffer miss recovery method and apparatus
US4839796A (en) * 1987-07-16 1989-06-13 Icon International, Inc. Static frame digital memory
JPH01119843A (ja) * 1987-11-04 1989-05-11 Pfu Ltd アドレス変換装置
US4985825A (en) * 1989-02-03 1991-01-15 Digital Equipment Corporation System for delaying processing of memory access exceptions until the execution stage of an instruction pipeline of a virtual memory system based digital computer

Also Published As

Publication number Publication date
EP0407119B1 (en) 1997-09-10
EP0407119A3 (en) 1992-09-23
JPH03135642A (ja) 1991-06-10
EP0407119A2 (en) 1991-01-09
AU637616B2 (en) 1993-06-03
US5329629A (en) 1994-07-12
JPH087718B2 (ja) 1996-01-29
DE69031411T2 (de) 1998-02-12
DE69031411D1 (de) 1997-10-16
AU5809190A (en) 1991-01-03
CA2020275A1 (en) 1991-01-04

Similar Documents

Publication Publication Date Title
CA2020275C (en) Apparatus and method for reading, writing, and refreshing memory with direct virtual or physical access
US5136700A (en) Apparatus and method for reducing interference in two-level cache memories
US5813031A (en) Caching tag for a large scale cache computer memory system
US6070227A (en) Main memory bank indexing scheme that optimizes consecutive page hits by linking main memory bank address organization to cache memory address organization
US5640534A (en) Method and system for concurrent access in a data cache array utilizing multiple match line selection paths
US5689679A (en) Memory system and method for selective multi-level caching using a cache level code
US5586294A (en) Method for increased performance from a memory stream buffer by eliminating read-modify-write streams from history buffer
US5371870A (en) Stream buffer memory having a multiple-entry address history buffer for detecting sequential reads to initiate prefetching
US5390308A (en) Method and apparatus for address mapping of dynamic random access memory
US6014732A (en) Cache memory with reduced access time
US4400774A (en) Cache addressing arrangement in a computer system
US5070502A (en) Defect tolerant set associative cache
US6874077B2 (en) Parallel distributed function translation lookaside buffer
US6138225A (en) Address translation system having first and second translation look aside buffers
US5805855A (en) Data cache array having multiple content addressable fields per cache line
US5668972A (en) Method and system for efficient miss sequence cache line allocation utilizing an allocation control cell state to enable a selected match line
US6493791B1 (en) Prioritized content addressable memory
US6332179B1 (en) Allocation for back-to-back misses in a directory based cache
US6745291B1 (en) High speed LRU line replacement system for cache memories
US5953747A (en) Apparatus and method for serialized set prediction
US5890221A (en) Method and system for offset miss sequence handling in a data cache array having multiple content addressable field per cache line utilizing an MRU bit
US5452418A (en) Method of using stream buffer to perform operation under normal operation mode and selectively switching to test mode to check data integrity during system operation
WO2003054705A2 (en) System and method of data replacement in cache ways
US5966737A (en) Apparatus and method for serialized set prediction
EP0535701A1 (en) Architecture and method for combining static cache memory and dynamic main memory on the same chip (CDRAM)

Legal Events

Date Code Title Description
EEER Examination request
MKLA Lapsed