CA1322032C - Circuit de traitement de donnees en serie - Google Patents

Circuit de traitement de donnees en serie

Info

Publication number
CA1322032C
CA1322032C CA000607922A CA607922A CA1322032C CA 1322032 C CA1322032 C CA 1322032C CA 000607922 A CA000607922 A CA 000607922A CA 607922 A CA607922 A CA 607922A CA 1322032 C CA1322032 C CA 1322032C
Authority
CA
Canada
Prior art keywords
signal
clock signal
output
shift register
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
CA000607922A
Other languages
English (en)
Inventor
Marek Andrzej Konarski
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nortel Networks Ltd
Original Assignee
Northern Telecom Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Northern Telecom Ltd filed Critical Northern Telecom Ltd
Priority to CA000607922A priority Critical patent/CA1322032C/fr
Application granted granted Critical
Publication of CA1322032C publication Critical patent/CA1322032C/fr
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
    • H03K5/13—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals
    • H03K5/135—Arrangements having a single output and transforming input signals into pulses delivered at desired time intervals by the use of time reference signals, e.g. clock signals

Landscapes

  • Physics & Mathematics (AREA)
  • Nonlinear Science (AREA)
  • Shift Register Type Memory (AREA)
CA000607922A 1989-08-09 1989-08-09 Circuit de traitement de donnees en serie Expired - Fee Related CA1322032C (fr)

Priority Applications (1)

Application Number Priority Date Filing Date Title
CA000607922A CA1322032C (fr) 1989-08-09 1989-08-09 Circuit de traitement de donnees en serie

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
CA000607922A CA1322032C (fr) 1989-08-09 1989-08-09 Circuit de traitement de donnees en serie

Publications (1)

Publication Number Publication Date
CA1322032C true CA1322032C (fr) 1993-09-07

Family

ID=4140436

Family Applications (1)

Application Number Title Priority Date Filing Date
CA000607922A Expired - Fee Related CA1322032C (fr) 1989-08-09 1989-08-09 Circuit de traitement de donnees en serie

Country Status (1)

Country Link
CA (1) CA1322032C (fr)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN115766332A (zh) * 2023-01-03 2023-03-07 杭州视芯科技股份有限公司 串行通信装置、串行通信系统及串行通信方法

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN115766332A (zh) * 2023-01-03 2023-03-07 杭州视芯科技股份有限公司 串行通信装置、串行通信系统及串行通信方法

Similar Documents

Publication Publication Date Title
JP3945874B2 (ja) 信号を同期する方法およびそのための構造
US5023891A (en) Method and circuit for decoding a Manchester code signal
GB1493555A (en) Decoding circuit for binary data
JPH0644746B2 (ja) 並列型パルス挿入回路
JP2695535B2 (ja) タイマ入力制御回路及びカウンタ制御回路
CA1322032C (fr) Circuit de traitement de donnees en serie
US4821295A (en) Two-stage synchronizer
JPS6388926A (ja) クロック装置
JPH0642662B2 (ja) 同期化装置
WO1990011650A1 (fr) Circuit numerique de codage d'informations binaires
JPS61174857A (ja) 分岐回路
KR100223026B1 (ko) 동기화 회로
US4809302A (en) Clock injector circuit
US4780896A (en) High speed digital counter slip control circuit
JP2869981B2 (ja) ビットバッファ回路
EP0258671A3 (fr) Architecture d'un canal de lecture pour le traitement des signaux d'une tête de lecture
US5023870A (en) Interface circuit for data transmission between a microprocessor system and a time-division-multiplexed system
US4975911A (en) Interface circuit for data transmission between a microprocessor system and a time-division-multiplexed system
JP2545986B2 (ja) 論理パス多重化方式
SU1153392A1 (ru) Устройство дл формировани одиночного импульса
JP2590935B2 (ja) デジタル伝送データ再生回路
KR100300865B1 (ko) 고속 동기식 직렬 통신 시스템
SU792242A1 (ru) Многоканальное устройство дл ввода информации
KR100314675B1 (ko) 디지털 텔레비전의 양위상 디코더
JPS59190711A (ja) マスタ−スレ−ブフリツプフロツプ回路

Legal Events

Date Code Title Description
MKLA Lapsed