CA1233261A - System for the detection of programmable stop codes - Google Patents
System for the detection of programmable stop codesInfo
- Publication number
- CA1233261A CA1233261A CA000433147A CA433147A CA1233261A CA 1233261 A CA1233261 A CA 1233261A CA 000433147 A CA000433147 A CA 000433147A CA 433147 A CA433147 A CA 433147A CA 1233261 A CA1233261 A CA 1233261A
- Authority
- CA
- Canada
- Prior art keywords
- circuit
- data
- microprocessor
- memory
- input
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
- G06F13/285—Halt processor DMA
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Bus Control (AREA)
- Debugging And Monitoring (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FREN8213084 | 1982-07-27 | ||
FR8213084A FR2531244B1 (fr) | 1982-07-27 | 1982-07-27 | Systeme de detection de codes d'arret programmables dans un transfert de donnees intervenant entre une memoire locale d'un microprocesseur et un peripherique, dans un ensemble processeur utilisant un circuit d'acces direct a la memoire locale |
Publications (1)
Publication Number | Publication Date |
---|---|
CA1233261A true CA1233261A (en) | 1988-02-23 |
Family
ID=9276351
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
CA000433147A Expired CA1233261A (en) | 1982-07-27 | 1983-07-25 | System for the detection of programmable stop codes |
Country Status (6)
Country | Link |
---|---|
US (1) | US4570218A (en, 2012) |
EP (1) | EP0100712B1 (en, 2012) |
JP (1) | JPS5943430A (en, 2012) |
CA (1) | CA1233261A (en, 2012) |
DE (1) | DE3370213D1 (en, 2012) |
FR (1) | FR2531244B1 (en, 2012) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4922416A (en) * | 1984-12-14 | 1990-05-01 | Alcatel Usa, Corp. | Interface device end message storing with register and interrupt service registers for directing segmented message transfer between intelligent switch and microcomputer |
JPH01241636A (ja) * | 1988-03-17 | 1989-09-26 | Internatl Business Mach Corp <Ibm> | データ処理システム |
JPH01163799U (en, 2012) * | 1988-05-06 | 1989-11-15 |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS4879552A (en, 2012) * | 1972-01-24 | 1973-10-25 | ||
US4075691A (en) * | 1975-11-06 | 1978-02-21 | Bunker Ramo Corporation | Communication control unit |
US4067059A (en) * | 1976-01-29 | 1978-01-03 | Sperry Rand Corporation | Shared direct memory access controller |
US4179732A (en) * | 1977-06-10 | 1979-12-18 | Dataproducts Corporation | Microprogrammable processor control printer system |
US4231087A (en) * | 1978-10-18 | 1980-10-28 | Bell Telephone Laboratories, Incorporated | Microprocessor support system |
JPS5790745A (en) * | 1980-11-28 | 1982-06-05 | Fujitsu Ltd | Circuit controller |
-
1982
- 1982-07-27 FR FR8213084A patent/FR2531244B1/fr not_active Expired
-
1983
- 1983-07-08 US US06/511,931 patent/US4570218A/en not_active Expired - Lifetime
- 1983-07-20 EP EP83401493A patent/EP0100712B1/fr not_active Expired
- 1983-07-20 DE DE8383401493T patent/DE3370213D1/de not_active Expired
- 1983-07-25 CA CA000433147A patent/CA1233261A/en not_active Expired
- 1983-07-27 JP JP58136021A patent/JPS5943430A/ja active Granted
Also Published As
Publication number | Publication date |
---|---|
EP0100712A1 (fr) | 1984-02-15 |
JPS5943430A (ja) | 1984-03-10 |
JPH0344333B2 (en, 2012) | 1991-07-05 |
EP0100712B1 (fr) | 1987-03-11 |
FR2531244B1 (fr) | 1987-05-15 |
DE3370213D1 (en) | 1987-04-16 |
US4570218A (en) | 1986-02-11 |
FR2531244A1 (fr) | 1984-02-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0046486B1 (en) | Data processing apparatus | |
US3728693A (en) | Programmatically controlled interrupt system for controlling input/output operations in a digital computer | |
US3618040A (en) | Memory control apparatus in multiprocessor system | |
US4451881A (en) | Data processing system bus for multiple independent users | |
US5125081A (en) | Inter-configuration changing controller based upon the connection and configuration information among plurality of clusters and the global storage | |
US4027291A (en) | Access control unit | |
US3986169A (en) | Device protection method and apparatus | |
CA1233261A (en) | System for the detection of programmable stop codes | |
US3768076A (en) | Multiple peripheral coupled data processor system | |
GB1158339A (en) | Data Processing Arrangements. | |
US4032898A (en) | Interface control unit for transferring sets of characters between a peripheral unit and a computer memory | |
US4914573A (en) | Bus master which selectively attempts to fill complete entries in a cache line | |
US4802125A (en) | Memory access control apparatus | |
US3934230A (en) | Automatic selector for peripheral equipment | |
GB2039102A (en) | Buffer memory system | |
JPH01305460A (ja) | プロセッサ間通信方式 | |
GB1087576A (en) | Communications accumulation and distribution | |
US3411144A (en) | Input-output apparatus | |
US6907503B2 (en) | Dual port RAM communication protocol | |
US5367693A (en) | System for dialog among processors and dispatching processes to processors which monitors the number of acknowledgements to processing requests | |
JPH11219321A (ja) | データモニタ回路 | |
US5687341A (en) | Device for speeding up the reading of a memory by a processor | |
CA1116261A (en) | Method and apparatus by which one processor in a multiprocessor computer system communicates with another | |
US4233669A (en) | Redundant bubble memory control system | |
JPS62135038A (ja) | スレ−ブプロセツサのデ−タ通信方式 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MKEX | Expiry |