CA1128213A - Data processing system using a high speed data channel - Google Patents
Data processing system using a high speed data channelInfo
- Publication number
- CA1128213A CA1128213A CA320,119A CA320119A CA1128213A CA 1128213 A CA1128213 A CA 1128213A CA 320119 A CA320119 A CA 320119A CA 1128213 A CA1128213 A CA 1128213A
- Authority
- CA
- Canada
- Prior art keywords
- data
- memory
- transfer
- address
- high speed
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
- 238000012545 processing Methods 0.000 title claims abstract description 23
- 238000012546 transfer Methods 0.000 claims abstract description 178
- 230000015654 memory Effects 0.000 claims abstract description 162
- 238000013519 translation Methods 0.000 claims description 8
- 230000004044 response Effects 0.000 claims description 3
- 238000001514 detection method Methods 0.000 claims 1
- 238000005065 mining Methods 0.000 claims 1
- 238000012360 testing method Methods 0.000 description 18
- 239000000872 buffer Substances 0.000 description 15
- 238000000034 method Methods 0.000 description 12
- 238000010586 diagram Methods 0.000 description 7
- 230000008569 process Effects 0.000 description 7
- 230000000694 effects Effects 0.000 description 6
- 230000006870 function Effects 0.000 description 3
- 238000013507 mapping Methods 0.000 description 3
- 230000002311 subsequent effect Effects 0.000 description 3
- 208000004592 Hirschsprung disease Diseases 0.000 description 2
- 230000009471 action Effects 0.000 description 2
- 238000004891 communication Methods 0.000 description 2
- 230000003111 delayed effect Effects 0.000 description 2
- 230000008901 benefit Effects 0.000 description 1
- 238000010276 construction Methods 0.000 description 1
- 238000012937 correction Methods 0.000 description 1
- 238000013016 damping Methods 0.000 description 1
- 230000001934 delay Effects 0.000 description 1
- 208000035399 susceptibility to 7 hirschsprung disease Diseases 0.000 description 1
- 239000000725 suspension Substances 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/10—Program control for peripheral devices
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
- G06F13/14—Handling requests for interconnection or transfer
- G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
- G06F13/28—Handling requests for interconnection or transfer for access to input/output bus using burst mode transfer, e.g. direct memory access DMA, cycle steal
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/10—Address translation
- G06F12/1081—Address translation for peripheral access to main memory, e.g. direct memory access [DMA]
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Quality & Reliability (AREA)
- Bus Control (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Communication Control (AREA)
- Information Transfer Systems (AREA)
- Debugging And Monitoring (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US87169078A | 1978-01-23 | 1978-01-23 | |
| US871,690 | 1978-01-23 |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| CA1128213A true CA1128213A (en) | 1982-07-20 |
Family
ID=25357925
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA320,119A Expired CA1128213A (en) | 1978-01-23 | 1979-01-23 | Data processing system using a high speed data channel |
Country Status (12)
| Country | Link |
|---|---|
| JP (1) | JPS54121032A (da) |
| AU (1) | AU526317B2 (da) |
| BR (1) | BR7900407A (da) |
| CA (1) | CA1128213A (da) |
| CH (1) | CH641581A5 (da) |
| DE (1) | DE2902477A1 (da) |
| DK (1) | DK157954C (da) |
| FR (1) | FR2415336B1 (da) |
| GB (1) | GB2013006B (da) |
| IT (1) | IT1110622B (da) |
| NL (1) | NL7900439A (da) |
| SE (1) | SE444996B (da) |
Families Citing this family (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4459677A (en) * | 1980-04-11 | 1984-07-10 | Ampex Corporation | VIQ Computer graphics system |
| US4476527A (en) * | 1981-12-10 | 1984-10-09 | Data General Corporation | Synchronous data bus with automatically variable data rate |
| GB2138182B (en) * | 1983-04-14 | 1986-09-24 | Standard Telephones Cables Ltd | Digital processor |
| US4607365A (en) * | 1983-11-14 | 1986-08-19 | Tandem Computers Incorporated | Fault-tolerant communications controller system |
| US4847750A (en) * | 1986-02-13 | 1989-07-11 | Intelligent Instrumentation, Inc. | Peripheral DMA controller for data acquisition system |
| JP2570847B2 (ja) * | 1989-02-08 | 1997-01-16 | 日本電気株式会社 | データ転送方式 |
| CN108241516B (zh) * | 2018-02-09 | 2021-06-18 | 深圳科立讯通信有限公司 | 嵌入式系统程序加载方法、装置、计算机设备和存储介质 |
Family Cites Families (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3673576A (en) * | 1970-07-13 | 1972-06-27 | Eg & G Inc | Programmable computer-peripheral interface |
| GB1447297A (en) * | 1972-12-06 | 1976-08-25 | Amdahl Corp | Data processing system |
| US3976977A (en) * | 1975-03-26 | 1976-08-24 | Honeywell Information Systems, Inc. | Processor for input-output processing system |
| JPS522231A (en) * | 1975-06-24 | 1977-01-08 | Hitachi Ltd | Information processing apparatus |
| JPS5272543A (en) * | 1975-12-15 | 1977-06-17 | Hitachi Ltd | Channel equipment of having address converting function |
| US4055851A (en) * | 1976-02-13 | 1977-10-25 | Digital Equipment Corporation | Memory module with means for generating a control signal that inhibits a subsequent overlapped memory cycle during a reading operation portion of a reading memory cycle |
-
1979
- 1979-01-04 DK DK003979A patent/DK157954C/da not_active IP Right Cessation
- 1979-01-08 SE SE7900138A patent/SE444996B/sv not_active IP Right Cessation
- 1979-01-09 AU AU43227/79A patent/AU526317B2/en not_active Ceased
- 1979-01-19 NL NL7900439A patent/NL7900439A/xx not_active Application Discontinuation
- 1979-01-22 BR BR7900407A patent/BR7900407A/pt unknown
- 1979-01-22 GB GB792152A patent/GB2013006B/en not_active Expired
- 1979-01-22 FR FR7901557A patent/FR2415336B1/fr not_active Expired
- 1979-01-23 JP JP648579A patent/JPS54121032A/ja active Granted
- 1979-01-23 DE DE19792902477 patent/DE2902477A1/de not_active Ceased
- 1979-01-23 CA CA320,119A patent/CA1128213A/en not_active Expired
- 1979-01-23 CH CH67379A patent/CH641581A5/de not_active IP Right Cessation
- 1979-01-23 IT IT19549/79A patent/IT1110622B/it active
Also Published As
| Publication number | Publication date |
|---|---|
| DK157954C (da) | 1990-08-13 |
| BR7900407A (pt) | 1979-08-21 |
| IT1110622B (it) | 1985-12-23 |
| SE444996B (sv) | 1986-05-20 |
| FR2415336A1 (fr) | 1979-08-17 |
| DE2902477A1 (de) | 1979-07-26 |
| DK3979A (da) | 1979-07-24 |
| CH641581A5 (de) | 1984-02-29 |
| FR2415336B1 (fr) | 1987-04-24 |
| JPS54121032A (en) | 1979-09-19 |
| NL7900439A (nl) | 1979-07-25 |
| JPS6259821B2 (da) | 1987-12-12 |
| GB2013006B (en) | 1982-08-25 |
| GB2013006A (en) | 1979-08-01 |
| AU4322779A (en) | 1979-08-02 |
| AU526317B2 (en) | 1983-01-06 |
| SE7900138L (sv) | 1979-07-24 |
| IT7919549A0 (it) | 1979-01-23 |
| DK157954B (da) | 1990-03-05 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4403282A (en) | Data processing system using a high speed data channel for providing direct memory access for block data transfers | |
| AU595224B2 (en) | Improved virtual memory computer system | |
| US4550368A (en) | High-speed memory and memory management system | |
| US4878166A (en) | Direct memory access apparatus and methods for transferring data between buses having different performance characteristics | |
| EP0339224A2 (en) | Memory controller | |
| US5142672A (en) | Data transfer controller incorporating direct memory access channels and address mapped input/output windows | |
| US5255374A (en) | Bus interface logic for computer system having dual bus architecture | |
| US4947366A (en) | Input/output controller incorporating address mapped input/output windows and read ahead/write behind capabilities | |
| US4169284A (en) | Cache control for concurrent access | |
| US5313627A (en) | Parity error detection and recovery | |
| US5261073A (en) | Method and apparatus for providing memory system status signals | |
| US4815034A (en) | Dynamic memory address system for I/O devices | |
| US5317715A (en) | Reduced instruction set computer system including apparatus and method for coupling a high performance RISC interface to a peripheral bus having different performance characteristics | |
| EP0315321B1 (en) | Multiprocessor system with multiple memories | |
| CA2008669C (en) | Multiple mode memory module | |
| EP0175620B1 (en) | Access verification arrangement for digital data processing system which has demand-paged memory | |
| CA1128213A (en) | Data processing system using a high speed data channel | |
| EP1488322B1 (en) | Mapping data masks in hardware by controller programming | |
| CA2107437A1 (en) | Information processing system | |
| JPS6230664B2 (da) | ||
| US6938118B1 (en) | Controlling access to a primary memory | |
| EP0362425B1 (en) | Input/output controller incorporating address mapped input/output windows and read ahead/write behind capabilities | |
| JPS6086642A (ja) | メモリ制御情報設定方式 | |
| EP0107715B1 (en) | Memory addressing system | |
| GB2362482A (en) | Direct slave addressing to indirect slave addressing |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| MKEX | Expiry |