CA1019468A - Structure des plans de contact inclines entre le silicium polycristal et le silicium monocristal; processus de formation - Google Patents

Structure des plans de contact inclines entre le silicium polycristal et le silicium monocristal; processus de formation

Info

Publication number
CA1019468A
CA1019468A CA219,155A CA219155A CA1019468A CA 1019468 A CA1019468 A CA 1019468A CA 219155 A CA219155 A CA 219155A CA 1019468 A CA1019468 A CA 1019468A
Authority
CA
Canada
Prior art keywords
contact areas
polycrystalline silicon
silicon
crystal silicon
forming sloped
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
CA219,155A
Other languages
English (en)
Inventor
Arthur J. Bovaird
Robert L. Luce
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fairchild Semiconductor Corp
Original Assignee
Fairchild Camera and Instrument Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fairchild Camera and Instrument Corp filed Critical Fairchild Camera and Instrument Corp
Application granted granted Critical
Publication of CA1019468A publication Critical patent/CA1019468A/fr
Expired legal-status Critical Current

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
    • H01L23/485—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body consisting of layered constructions comprising conductive layers and insulating layers, e.g. planar contacts
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/302—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to change their surface-physical characteristics or shape, e.g. etching, polishing, cutting
    • H01L21/306—Chemical or electrical treatment, e.g. electrolytic etching
    • H01L21/30604—Chemical etching
    • H01L21/30608—Anisotropic liquid etching
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3205—Deposition of non-insulating-, e.g. conductive- or resistive-, layers on insulating layers; After-treatment of these layers
    • H01L21/321—After treatment
    • H01L21/3213—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer
    • H01L21/32133—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only
    • H01L21/32134—Physical or chemical etching of the layers, e.g. to produce a patterned layer from a pre-deposited extensive layer by chemical means only by liquid etching only
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001—Technical content checked by a classifier
    • H01L2924/0002—Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/02—Contacts, special
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/051—Etching
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/122—Polycrystalline

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Ceramic Engineering (AREA)
  • Electrodes Of Semiconductors (AREA)
  • Weting (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Recrystallisation Techniques (AREA)
CA219,155A 1974-04-01 1975-01-31 Structure des plans de contact inclines entre le silicium polycristal et le silicium monocristal; processus de formation Expired CA1019468A (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/456,499 US3936331A (en) 1974-04-01 1974-04-01 Process for forming sloped topography contact areas between polycrystalline silicon and single-crystal silicon

Publications (1)

Publication Number Publication Date
CA1019468A true CA1019468A (fr) 1977-10-18

Family

ID=23813006

Family Applications (1)

Application Number Title Priority Date Filing Date
CA219,155A Expired CA1019468A (fr) 1974-04-01 1975-01-31 Structure des plans de contact inclines entre le silicium polycristal et le silicium monocristal; processus de formation

Country Status (6)

Country Link
US (1) US3936331A (fr)
JP (1) JPS5847852B2 (fr)
CA (1) CA1019468A (fr)
DE (1) DE2511773A1 (fr)
FR (1) FR2266302A1 (fr)
GB (1) GB1470264A (fr)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS51114079A (en) * 1975-03-31 1976-10-07 Fujitsu Ltd Construction of semiconductor memory device
US4305760A (en) * 1978-12-22 1981-12-15 Ncr Corporation Polysilicon-to-substrate contact processing
JPS55153338A (en) * 1979-05-18 1980-11-29 Fujitsu Ltd Surface treatment of semiconductor substrate
JPS5638838A (en) * 1979-09-06 1981-04-14 Pioneer Electronic Corp Manufacture of semiconductor device
US4477963A (en) * 1980-12-23 1984-10-23 Gte Laboratories Incorporated Method of fabrication of a low capacitance self-aligned semiconductor electrode structure
NL8105920A (nl) * 1981-12-31 1983-07-18 Philips Nv Halfgeleiderinrichting en werkwijze voor het vervaardigen van een dergelijke halfgeleiderinrichting.
JPS63198323A (ja) * 1987-02-13 1988-08-17 Mitsubishi Electric Corp 半導体装置およびその製造方法
KR900005871B1 (ko) * 1987-09-21 1990-08-13 삼성전자 주식회사 반도체 메모리소자의 제조방법
KR910010167B1 (ko) * 1988-06-07 1991-12-17 삼성전자 주식회사 스택 캐패시터 dram셀 및 그의 제조방법
US5068707A (en) * 1990-05-02 1991-11-26 Nec Electronics Inc. DRAM memory cell with tapered capacitor electrodes
JP3474286B2 (ja) * 1994-10-26 2003-12-08 株式会社半導体エネルギー研究所 薄膜トランジスタの作製方法
US5773346A (en) * 1995-12-06 1998-06-30 Micron Technology, Inc. Semiconductor processing method of forming a buried contact
US6436744B1 (en) 2001-03-16 2002-08-20 International Business Machines Corporation Method and structure for creating high density buried contact for use with SOI processes for high performance logic
DE102007010563A1 (de) * 2007-02-22 2008-08-28 IHP GmbH - Innovations for High Performance Microelectronics/Institut für innovative Mikroelektronik Selektives Wachstum von polykristallinem siliziumhaltigen Halbleitermaterial auf siliziumhaltiger Halbleiteroberfläche

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3768150A (en) * 1970-02-13 1973-10-30 B Sloan Integrated circuit process utilizing orientation dependent silicon etch
US3675319A (en) * 1970-06-29 1972-07-11 Bell Telephone Labor Inc Interconnection of electrical devices
US3761785A (en) * 1971-04-23 1973-09-25 Bell Telephone Labor Inc Methods for making transistor structures
JPS5217995B2 (fr) * 1972-02-18 1977-05-19

Also Published As

Publication number Publication date
US3936331A (en) 1976-02-03
DE2511773A1 (de) 1975-10-09
JPS5847852B2 (ja) 1983-10-25
FR2266302A1 (fr) 1975-10-24
GB1470264A (en) 1977-04-14
JPS50134576A (fr) 1975-10-24

Similar Documents

Publication Publication Date Title
CA1032185A (fr) Carbure dense de silicium polycristallin
AU509006B2 (en) Method of forming a silicon nitride zone in semiconductor
DE2961312D1 (en) Process and device for the manufacture of polycrystalline silicon
CA1035374A (fr) Carbure de silicium polycristallin dense
CA1019468A (fr) Structure des plans de contact inclines entre le silicium polycristal et le silicium monocristal; processus de formation
DE2967558D1 (en) Method for producing polycrystalline silicon nitride bodies
GB1539140A (en) Process for producing polycrystalline oxide fibres
JPS5370668A (en) Method of forming nntype region in silicon substrate
JPS52148500A (en) Process for preparing silicon dioxide
IL48729A0 (en) Sulphonated polyaryl-ether-sulphone and process for the preparation thereof
YU146877A (en) Process for producing crystalline silicon
CA1028456A (fr) Methode de fabrication d'articles contenant du nitrure de silicone a deux densites
CA1023059A (fr) Methode de dopage des semiconducteurs
AU498012B2 (en) Catalytic process for polyhydric alcohols and derivatives
CA1001535A (en) Process for etching silicon wafers
IL46580A0 (en) Self-adhesive tiles for dry-tiling and method of preparing the same
JPS536297A (en) Manufacturing process for trichlorosilan and silicon tetrachloride
AU473946B2 (en) Method of manufacturing cushion materials
JPS5347286A (en) Method of producing polycrystalline silicon used for semiconductor
CH608415A5 (en) Method and device for producing blanks out of flat material and use of the blank
GB2049643B (en) Process for the production of silicon having semiconducting proprties
JPS5240966A (en) Method of making semiconductor single crystal having adjustable density of doping materials
CA1027694A (fr) Mode de preparation de polymeres contenant du silicium
JPS52136568A (en) Process for forming epitaxial layer of single crystal silicon
JPS5355486A (en) Process for preparing semiconductor single crystal web