BR9812528A - Método de fabricação de um módulo ou etiqueta eletrônica, módulo ou etiqueta obtidos e suporte que comporta tal módulo ou etiqueta - Google Patents

Método de fabricação de um módulo ou etiqueta eletrônica, módulo ou etiqueta obtidos e suporte que comporta tal módulo ou etiqueta

Info

Publication number
BR9812528A
BR9812528A BR9812528-1A BR9812528A BR9812528A BR 9812528 A BR9812528 A BR 9812528A BR 9812528 A BR9812528 A BR 9812528A BR 9812528 A BR9812528 A BR 9812528A
Authority
BR
Brazil
Prior art keywords
label
module
perforation
support
tape
Prior art date
Application number
BR9812528-1A
Other languages
English (en)
Inventor
Didier Elbaz
Jean-Christophe Fidalgo
Original Assignee
Gemplus Card Int
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Gemplus Card Int filed Critical Gemplus Card Int
Publication of BR9812528A publication Critical patent/BR9812528A/pt

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06KGRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/077Constructional details, e.g. mounting of circuits in the carrier
    • G06K19/07745Mounting details of integrated circuit chips
    • G06K19/07747Mounting details of integrated circuit chips at least one of the integrated circuit chips being mounted as a module
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06KGRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/077Constructional details, e.g. mounting of circuits in the carrier
    • G06K19/07718Constructional details, e.g. mounting of circuits in the carrier the record carrier being manufactured in a continuous process, e.g. using endless rolls
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06KGRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/077Constructional details, e.g. mounting of circuits in the carrier
    • G06K19/07743External electrical contacts
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06KGRAPHICAL DATA READING; PRESENTATION OF DATA; RECORD CARRIERS; HANDLING RECORD CARRIERS
    • G06K19/00Record carriers for use with machines and with at least a part designed to carry digital markings
    • G06K19/06Record carriers for use with machines and with at least a part designed to carry digital markings characterised by the kind of the digital marking, e.g. shape, nature, code
    • G06K19/067Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components
    • G06K19/07Record carriers with conductive marks, printed circuits or semiconductor circuit elements, e.g. credit or identity cards also with resonating or responding marks without active components with integrated circuit chips
    • G06K19/077Constructional details, e.g. mounting of circuits in the carrier
    • G06K19/07749Constructional details, e.g. mounting of circuits in the carrier the record carrier being capable of non-contact communication, e.g. constructional details of the antenna of a non-contact smart card
    • G06K19/07766Constructional details, e.g. mounting of circuits in the carrier the record carrier being capable of non-contact communication, e.g. constructional details of the antenna of a non-contact smart card comprising at least a second communication arrangement in addition to a first non-contact communication arrangement
    • G06K19/07769Constructional details, e.g. mounting of circuits in the carrier the record carrier being capable of non-contact communication, e.g. constructional details of the antenna of a non-contact smart card comprising at least a second communication arrangement in addition to a first non-contact communication arrangement the further communication means being a galvanic interface, e.g. hybrid or mixed smart cards having a contact and a non-contact interface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/31Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape
    • H01L23/3107Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed
    • H01L23/3121Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the arrangement or shape the device being completely enclosed a substrate forming part of the encapsulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49855Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers for flat-cards, e.g. credit cards
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H01L2224/48228Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item the bond pad being disposed in a recess of the surface of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/91Methods for connecting semiconductor or solid state bodies including different methods provided for in two or more of groups H01L2224/80 - H01L2224/90
    • H01L2224/92Specific sequence of method steps
    • H01L2224/922Connecting different surfaces of the semiconductor or solid-state body with connectors of different types
    • H01L2224/9222Sequential connecting processes
    • H01L2224/92242Sequential connecting processes the first connecting process involving a layer connector
    • H01L2224/92247Sequential connecting processes the first connecting process involving a layer connector the second connecting process involving a wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L24/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/73Means for bonding being of different types provided for in two or more of groups H01L24/10, H01L24/18, H01L24/26, H01L24/34, H01L24/42, H01L24/50, H01L24/63, H01L24/71
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • Power Engineering (AREA)
  • Credit Cards Or The Like (AREA)
  • Making Paper Articles (AREA)
  • Structures Or Materials For Encapsulating Or Coating Semiconductor Devices Or Solid State Devices (AREA)

Abstract

Resumo da patente de Invenção para "MéTODO DE FABRICAçãO DE UM MóDULO OU ETIQUETA ELETRôNICA, MóDULO OU ETIQUETA OBTIDOS E SUPORTE QUE COMPORTA TAL MóDULO OU ETIQUETA" A invenção diz respeito a um método para a fabricação de pelo menos um módulo ou etiqueta eletrônica de adesividade ativável. O método compreende as etapas seguintes que consistem em fornecer uma película isolante que comporta pelo menos uma interface de contatos e/ou antena, fornecer uma fita adesiva (40; 56; 70; 80) que comporta um material adesivo de adesividade ativável (44) e uma folha de proteção que pode ser retirada, sendo que a referida fita comporta pelo menos uma perfuração correspondendo à zona da resina sobre o módulo da etiqueta, colocar a fita adesiva sobre a película suporte de modo que a perfuração coincida com a zona da resina e ativa-se o material adesivo para que ele fixe a fita sobre a película e colocar a resina de revestimento sobre a zona prevista pelo menos no interior da perfuração e em contato com a perfuração. A invenção também tem como objeto um processo no qual o material adesivo ativável é depositado sem folha de proteção.
BR9812528-1A 1997-09-26 1998-09-23 Método de fabricação de um módulo ou etiqueta eletrônica, módulo ou etiqueta obtidos e suporte que comporta tal módulo ou etiqueta BR9812528A (pt)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
FR9712445A FR2769110B1 (fr) 1997-09-26 1997-09-26 Procede de fabrication d'un module ou etiquette electronique, module ou etiquette obtenue et support comportant un tel module ou etiquette
PCT/FR1998/002052 WO1999017253A1 (fr) 1997-09-26 1998-09-23 Procede de fabrication d'un module ou etiquette electronique, module ou etiquette obtenu et support comportant un tel module ou etiquette
US09/534,053 US6446874B1 (en) 1997-09-26 2000-03-24 Method of fabricating an electronic module or label, module or label obtained and medium including a module or label of this kind

Publications (1)

Publication Number Publication Date
BR9812528A true BR9812528A (pt) 2000-07-25

Family

ID=26233850

Family Applications (1)

Application Number Title Priority Date Filing Date
BR9812528-1A BR9812528A (pt) 1997-09-26 1998-09-23 Método de fabricação de um módulo ou etiqueta eletrônica, módulo ou etiqueta obtidos e suporte que comporta tal módulo ou etiqueta

Country Status (9)

Country Link
US (2) US6446874B1 (pt)
EP (1) EP1018092B1 (pt)
JP (1) JP2001518673A (pt)
CN (1) CN1214344C (pt)
AU (1) AU9353498A (pt)
BR (1) BR9812528A (pt)
CA (1) CA2304581A1 (pt)
FR (1) FR2769110B1 (pt)
WO (1) WO1999017253A1 (pt)

Families Citing this family (43)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
ES2359149T3 (es) * 1997-09-26 2011-05-18 Gemalto Sa Procedimiento de fabricación de un módulo o etiqueta electrónica, módulo o etiqueta obtenido y medios que contienen dicho módulo o etiqueta.
FI112288B (fi) * 2000-01-17 2003-11-14 Rafsec Oy Menetelmä älytarrasyöttörainan valmistamiseksi
FR2805067B1 (fr) 2000-02-15 2003-09-12 Bourgogne Grasset Jeton a puce electronique et procedes de fabrication d'un tel jeton
FI111881B (fi) * 2000-06-06 2003-09-30 Rafsec Oy Älykorttiraina ja menetelmä sen valmistamiseksi
FR2812126B1 (fr) * 2000-07-19 2003-08-22 Bourgogne Grasset Enrobage pour circuit electronique, pastille et coque de protection utilisant un tel enrobage et procede de fabrication d'une telle pastille
FI112121B (fi) * 2000-12-11 2003-10-31 Rafsec Oy Älytarraraina, menetelmä sen valmistamiseksi, menetelmä kantorainan valmistamiseksi ja älytarrarainan älytarran rakenneosa
FI117331B (fi) 2001-07-04 2006-09-15 Rafsec Oy Menetelmä ruiskuvaletun tuotteen valmistamiseksi
DE10202727A1 (de) * 2002-01-24 2003-08-21 Infineon Technologies Ag Trägersubstrat für ein Chipmodul, Chipmodul und Chipkarte
JP2004095638A (ja) 2002-08-29 2004-03-25 Fujitsu Ltd 薄膜デカップリングキャパシタとその製造方法
CN100337261C (zh) * 2004-03-11 2007-09-12 上海交通大学 带接头的金属防盗标签及其制作方法
US7456801B2 (en) 2004-06-16 2008-11-25 Olympus Corporation Antenna cover and antenna apparatus
JP4391892B2 (ja) * 2004-06-16 2009-12-24 オリンパス株式会社 アンテナカバー
EP1615166A1 (en) * 2004-07-07 2006-01-11 Axalto S.A. Carrier tape for chip modules and method of manufacturing a chip card
US7237724B2 (en) * 2005-04-06 2007-07-03 Robert Singleton Smart card and method for manufacturing a smart card
US7607249B2 (en) * 2005-07-15 2009-10-27 Innovatier Inc. RFID bracelet and method for manufacturing a RFID bracelet
CA2648900A1 (en) * 2006-04-10 2007-11-08 Innovatier, Inc. An electronic inlay module for electronic cards and tags
US20070290048A1 (en) * 2006-06-20 2007-12-20 Innovatier, Inc. Embedded electronic device and method for manufacturing an embedded electronic device
US20080160397A1 (en) * 2006-08-25 2008-07-03 Innovatier, Inc Battery powered device having a protective frame
US20080055824A1 (en) * 2006-08-25 2008-03-06 Innovatier, Inc. Battery powered device having a protective frame
FR2908541B1 (fr) * 2006-11-06 2009-01-16 Id3S Identification Solutions Dispositif d'identification par radiofrequence et procede de realisation d'un tel dispositif
AU2008232405A1 (en) * 2007-03-23 2008-10-02 Innovatier, Inc. A step card and method for making a step card
US20080282540A1 (en) * 2007-05-14 2008-11-20 Innovatier, Inc. Method for making advanced smart cards with integrated electronics using isotropic thermoset adhesive materials with high quality exterior surfaces
CN101315899B (zh) * 2007-05-30 2010-11-24 热速得控股股份有限公司 标签式集成线路软板制作方法及其结构
US7986023B2 (en) * 2007-09-17 2011-07-26 Infineon Technologies Ag Semiconductor device with inductor
DE102008046761B4 (de) 2007-09-14 2021-08-05 Infineon Technologies Ag Halbleiterbauelement mit leitfähiger Verbindungsanordnung und Verfahren zur Bildung eines Halbleiterbauelements
DE102007048237A1 (de) * 2007-10-08 2009-04-09 Giesecke & Devrient Gmbh Chipmodul für Chipkarte
US20090096614A1 (en) * 2007-10-15 2009-04-16 Innovatier, Inc. Rfid power bracelet and method for manufacturing a rfid power bracelet
US20090181215A1 (en) * 2008-01-15 2009-07-16 Innovatier, Inc. Plastic card and method for making a plastic card
CA2712602C (en) * 2008-02-22 2014-08-05 Toppan Printing Co., Ltd. Transponder and booklet
FR2948796A1 (fr) * 2009-07-28 2011-02-04 Ask Sa Support de dispositif d'identification radiofrequence pour carte hybride et son procede de fabrication
US20120086114A1 (en) * 2010-10-07 2012-04-12 Broadcom Corporation Millimeter devices on an integrated circuit
EP2447886A1 (fr) * 2010-10-07 2012-05-02 Gemalto SA Module électronique sécurisé, dispositif à module électronique sécurisé et procédé de fabrication
US8901945B2 (en) 2011-02-23 2014-12-02 Broadcom Corporation Test board for use with devices having wirelessly enabled functional blocks and method of using same
US9159777B2 (en) 2011-04-15 2015-10-13 Infineon Technologies Ag Die arrangements containing an inductor coil and methods of manufacturing a die arrangement containing an inductor coil
US8928139B2 (en) 2011-09-30 2015-01-06 Broadcom Corporation Device having wirelessly enabled functional blocks
DE102011088216A1 (de) * 2011-12-12 2013-06-13 Continental Automotive Gmbh Motorsteuergerät mit Opferstruktur
US9122968B2 (en) 2012-04-03 2015-09-01 X-Card Holdings, Llc Information carrying card comprising a cross-linked polymer composition, and method of making the same
US9439334B2 (en) 2012-04-03 2016-09-06 X-Card Holdings, Llc Information carrying card comprising crosslinked polymer composition, and method of making the same
EP2741241A1 (en) * 2012-12-10 2014-06-11 Oberthur Technologies A Chip Module having a Protective Layer
US10906287B2 (en) 2013-03-15 2021-02-02 X-Card Holdings, Llc Methods of making a core layer for an information carrying card, and resulting products
CN111819577B (zh) 2018-03-07 2024-08-13 X卡控股有限公司 金属卡
FR3082696B1 (fr) * 2018-06-15 2020-09-11 Linxens Holding Procede de fabrication d'un support en rouleau pour composant electroniques, d'un module de carte a puce et d'une carte a puce, ainsi que support pour composants electroniques
DE102018212594B4 (de) * 2018-07-27 2021-11-18 Textilma Ag Dualbandtransponder und textiles Etikett mit Dualbandtransponder

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2580416B1 (fr) * 1985-04-12 1987-06-05 Radiotechnique Compelec Procede et dispositif pour fabriquer une carte d'identification electronique
DE3723547C2 (de) 1987-07-16 1996-09-26 Gao Ges Automation Org Trägerelement zum Einbau in Ausweiskarten
US5304513A (en) 1987-07-16 1994-04-19 Gao Gesellschaft Fur Automation Und Organisation Mbh Method for manufacturing an encapsulated semiconductor package using an adhesive barrier frame
DE3924439A1 (de) * 1989-07-24 1991-04-18 Edgar Schneider Traegerelement mit wenigstens einem integrierten schaltkreis, insbesondere zum einbau in chip-karten, sowie verfahren zur herstellung dieser traegerelemente
DE4132720A1 (de) * 1991-10-01 1993-04-08 Gao Ges Automation Org Chipkarte und verfahren zur herstellung derselben
DE19602821C1 (de) * 1996-01-26 1997-06-26 Siemens Ag Verfahren zur Herstellung einer Datenkarte
DE19654902C2 (de) * 1996-03-15 2000-02-03 David Finn Chipkarte
JPH09327990A (ja) * 1996-06-11 1997-12-22 Toshiba Corp カード型記憶装置
DE19710144C2 (de) * 1997-03-13 1999-10-14 Orga Kartensysteme Gmbh Verfahren zur Herstellung einer Chipkarte und nach dem Verfahren hergestellte Chipkarte
TW424312B (en) * 1998-03-17 2001-03-01 Sanyo Electric Co Module for IC cards, method for making a module for IC cards, hybrid integrated circuit module and method for making same

Also Published As

Publication number Publication date
CA2304581A1 (fr) 1999-04-08
FR2769110B1 (fr) 1999-12-03
JP2001518673A (ja) 2001-10-16
FR2769110A1 (fr) 1999-04-02
US6446874B1 (en) 2002-09-10
WO1999017253A1 (fr) 1999-04-08
US20020179721A1 (en) 2002-12-05
EP1018092A1 (fr) 2000-07-12
AU9353498A (en) 1999-04-23
CN1279797A (zh) 2001-01-10
EP1018092B1 (fr) 2010-12-22
CN1214344C (zh) 2005-08-10

Similar Documents

Publication Publication Date Title
BR9812528A (pt) Método de fabricação de um módulo ou etiqueta eletrônica, módulo ou etiqueta obtidos e suporte que comporta tal módulo ou etiqueta
BRPI0415539A (pt) processo para a produção de um filme
BR9813237A (pt) Método para a fabricação de um dispositivo eletrônico de microplaqueta e/ou antena e dispositivo obtido com esse método
BR0313663A (pt) Rótulo adesivo e processo de rotulação
BR0211779A (pt) Rolo de fita e conjunto de fita papa remoção de contaminante, e, método para remover contaminantes de uma superfìcie
BR0213729A (pt) Rótulo, rótulo adesivo e processo de rotulação
BR0008119A (pt) Dispositivo de dispensar para suprir itens parauso em processo de montagem automática,processo para fabricar um rolo de itens incluindoum radiador, processo para fabricar umdispositivo de antena, e, dispositivo para fabricardispositivos de antena
AU585313B2 (en) Labels and manufacture thereof
BR9907751A (pt) Dispositivo eletrônico com memória eletrônica sem contato, e processo de fabricação desse dispositivo.
ATE97756T1 (de) Beleuchtete anzeigeeinheit, insbesondere hausnummer, verkehrsschild, werbetraeger.
ES2106906T3 (es) Componente con circuitos integrados.
WO2001032454A3 (en) Molded plastic automotive window panel and method of installation
ES2171424T3 (es) Modulo electronico para tarjetas y fabricacion del mismo.
BR0013492A (pt) Método para fixar uma vedação terminal a uma semente fabricada, e, semente fabricada
KR960703266A (ko) 피막 경화 방법(Method of curing a film)
ES2148419T3 (es) Conjunto de freno de tambor.
MX9300314A (es) Etiquetas para ventana de equipo defectuoso.
ES2179844T3 (es) Sistema de cinta adhesiva de sujecion repetible.
BR9906370A (pt) Montagens de etiqueta sem forro sensìvel a pressão com liberação seca
BR9809125A (pt) Dispositivo eletroluminescente e processo para a produção do mesmo
BR9405796A (pt) Lâmpada fluorescente que nao confia em um metal amalgamativo para controlar a pressão de vapor lâmpada fluorescente controlada pela temperatura tendo uma quantidade predeteminada de mercûrio selada nela material de enchimento de lâmpada processo para a dosagem de uma lâmpada fluorescente controlada pela temperatura e processo para dosagem de uma lâmpada fluorescente com mercúrio
DE602004031150D1 (de) Markierungsbaugruppe für die elektronische artikelsicherung
DE69715168D1 (de) Personalisierbare sicherheitsmarkierungsvorrichtung
US5418693A (en) Electrostatic discharge protection for instrument cluster
DE69025187D1 (de) Ausstampfbare und spendbare etiketten

Legal Events

Date Code Title Description
B08F Application dismissed because of non-payment of annual fees [chapter 8.6 patent gazette]

Free format text: REFERENTE A 6O,7O,8O E 9O ANUIDADES

B08K Patent lapsed as no evidence of payment of the annual fee has been furnished to inpi [chapter 8.11 patent gazette]

Free format text: REFERENTE AO DESPACHO 8.6 PUBLICADO NA RPI 1909 DE 07/08/2007.