BR9405493A - Sistema e processo para processamento de imagem - Google Patents

Sistema e processo para processamento de imagem

Info

Publication number
BR9405493A
BR9405493A BR9405493-2A BR9405493A BR9405493A BR 9405493 A BR9405493 A BR 9405493A BR 9405493 A BR9405493 A BR 9405493A BR 9405493 A BR9405493 A BR 9405493A
Authority
BR
Brazil
Prior art keywords
image data
window
modified
image
bit value
Prior art date
Application number
BR9405493-2A
Other languages
English (en)
Inventor
Seiichi Kajiwara
Shuji Hori
Original Assignee
Sega Enterprises Kk
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Sega Enterprises Kk filed Critical Sega Enterprises Kk
Publication of BR9405493A publication Critical patent/BR9405493A/pt

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
    • G06T5/00—Image enhancement or restoration
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N5/00—Details of television systems
    • H04N5/222—Studio circuitry; Studio devices; Studio equipment
    • H04N5/262—Studio circuits, e.g. for mixing, switching-over, change of character of image, other special effects ; Cameras specially adapted for the electronic generation of special effects
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/14—Display of multiple viewports
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2340/00—Aspects of display data processing
    • G09G2340/10—Mixing of images, i.e. displayed pixel being the result of an operation, e.g. adding, on the corresponding input pixels
    • G—PHYSICS
    • G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
    • G09G5/36—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators characterised by the display of a graphic pattern, e.g. using an all-points-addressable [APA] memory
    • G09G5/39—Control of the bit-mapped memory

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Controls And Circuits For Display Device (AREA)
  • Image Processing (AREA)

Abstract

Patente de Invenção: "PROCESSO E SISTEMA PARA PROCESSAMENTO DE IMAGEM". Dados de imagem armazenados em um endereço correspondentes a uma imagem de qualquer formato são lidos a partir de uma memória provisória para dados de figura ("frame buffer") (23), o valor de um bit especificado dos dados de imagem é modificado, e então os dados da imagem são escritos em retorno no endereço citado acima. Quando os dados de imagem de uma imagem de destaque são lidos a partir desta "frame buffer" (23) segundo uma cronometragem especificada, é feita uma conferência para ver se o valor do bit especificado foi modificado. Se o valor do bit especificado foi modificado, é determinado que os dados de imagem com o valor de bit modificado deve ser mostrado dentro de uma janela, e o processamento de transparência ou processamento de operação a cores é executado quer no interior quer no exterior desta janela. Modificando-se o valor do bit especificado de dados de imagem armazenados na "frame buffer" desta maneira permite que seja criada uma janela de formato complexo.
BR9405493-2A 1993-06-30 1994-06-30 Sistema e processo para processamento de imagem BR9405493A (pt)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP16297693 1993-06-30
PCT/JP1994/001067 WO1995001609A1 (fr) 1993-06-30 1994-06-30 Procede et dispositif de traitment d'images

Publications (1)

Publication Number Publication Date
BR9405493A true BR9405493A (pt) 1999-09-08

Family

ID=15764862

Family Applications (1)

Application Number Title Priority Date Filing Date
BR9405493-2A BR9405493A (pt) 1993-06-30 1994-06-30 Sistema e processo para processamento de imagem

Country Status (4)

Country Link
KR (1) KR950703183A (pt)
CN (1) CN1111461A (pt)
BR (1) BR9405493A (pt)
WO (1) WO1995001609A1 (pt)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW270189B (en) * 1994-10-12 1996-02-11 Sega Enterprises Kk Connector used for peripheral device, peripheral device, pin arrangement structure for connector used by peripheral device, determination system for communication mode of peripheral device, and control system for peripheral device
JP3554477B2 (ja) * 1997-12-25 2004-08-18 株式会社ハドソン 画像編集装置
US7274370B2 (en) * 2003-12-18 2007-09-25 Apple Inc. Composite graphics rendered using multiple frame buffers
KR100908148B1 (ko) * 2004-11-24 2009-07-16 콸콤 인코포레이티드 버퍼를 업데이트하기 위한 방법들 및 시스템들
US8004535B2 (en) * 2006-06-01 2011-08-23 Qualcomm Incorporated Apparatus and method for selectively double buffering portions of displayable content
CN114168505B (zh) * 2021-11-30 2023-12-01 中国电子科技集团公司第四十七研究所 图像dma控制器及其实现方法

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61117668A (ja) * 1984-11-14 1986-06-05 Ricoh Co Ltd 画像デ−タ転送処理方式
JPH0782315B2 (ja) * 1986-01-27 1995-09-06 シャープ株式会社 画像処理装置
JPS62276588A (ja) * 1986-05-23 1987-12-01 富士電機株式会社 デイスプレイ装置の画像制御方式
JPH02137070A (ja) * 1988-11-18 1990-05-25 Canon Inc 画像処理装置
JPH03263275A (ja) * 1990-03-14 1991-11-22 Fujitsu Ltd マスク処理装置
JPH06224369A (ja) * 1993-01-26 1994-08-12 Nippon Steel Corp 半導体装置

Also Published As

Publication number Publication date
KR950703183A (ko) 1995-08-23
CN1111461A (zh) 1995-11-08
WO1995001609A1 (fr) 1995-01-12

Similar Documents

Publication Publication Date Title
Santelmann The distribution of double determiners in Swedish: Den support in D
DK59487A (da) Lager for en databehandlingsenhed
BRPI0410112A (pt) método, sistema e produto de programa de computador para mapeamento de dados de exibição
KR960032172A (ko) 컴퓨터 시스템
KR890008691A (ko) 데이타 프로세서 디바이스
BR0114014A (pt) Método e aparelho para melhorar a proteção de informações apresentadas por um computador
BR9902036A (pt) Sistema de gerenciamento de memória para um sistema de impressão.
BR9402108A (pt) Sistema de manipulação de informações, método de transferência de dados não contíguos e ponte principal para conectar um barramento do sistema a um barramento periférico
BR9405493A (pt) Sistema e processo para processamento de imagem
Lehnert Narrative Text Summarization.
Wunderlich Prelexical syntax and the Voice hypothesis
Meng et al. The role of case and number features in syntactic ambiguity resolution
JPH03231345A (ja) キャッシュ装置
EP0660266A4 (en) IMAGE PROCESSING METHOD AND DEVICE THEREFOR.
KR940007684A (ko) 작은 물리적 크기의 태그메노리를 갖는 캐시메모리 시스템
KR890005286B1 (ko) 영문 소프트웨어의 한글화를 위한 디코딩회로와 그 처리방법
KR930008614A (ko) 튜얼포트램을 이용한 통신시스템
Schulz A CASE GRAMMAR OF THE PARKER MANUSCRIPT OF THE" ANGLO-SAXON CHRONICLE" FROM 734 TO 891.
JPS62182793A (ja) 文書編集装置
KR900010771A (ko) 어드레스 변환장치
KR880004383A (ko) 마이크로 프로세서 시스템
KR940015830A (ko) 행정전산망 주전산기의 캐시시스템 및 램 갱신방법
KR910012951A (ko) 다중처리기 시스템에서의 데이터 전송 방법
KR920013180A (ko) Cgi 그래픽 처리 장치 및 그 구현방법
Amidu The Problem Of Lexical Cohesion And Lexical Structure In Bantu Classes (Part 2)

Legal Events

Date Code Title Description
FD5 Application fees: dismissal - article 86 of industrial property law