BR8404918A - Configuracao de unidade de processamento central com canais de informacao para uso em sistemas de processamento de dados - Google Patents

Configuracao de unidade de processamento central com canais de informacao para uso em sistemas de processamento de dados

Info

Publication number
BR8404918A
BR8404918A BR8404918A BR8404918A BR8404918A BR 8404918 A BR8404918 A BR 8404918A BR 8404918 A BR8404918 A BR 8404918A BR 8404918 A BR8404918 A BR 8404918A BR 8404918 A BR8404918 A BR 8404918A
Authority
BR
Brazil
Prior art keywords
functional units
arithmetic logic
logic unit
configuration
parity
Prior art date
Application number
BR8404918A
Other languages
English (en)
Inventor
Robert Whiting Horst
Shannon Joseph Lynch
Cirillo Lino Costantino
John Martin Beirne
Original Assignee
Tandem Computers Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tandem Computers Inc filed Critical Tandem Computers Inc
Publication of BR8404918A publication Critical patent/BR8404918A/pt

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3885—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units
    • G06F9/3893—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled in tandem, e.g. multiplier-accumulator
    • G06F9/3895—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled in tandem, e.g. multiplier-accumulator for complex operations, e.g. multidimensional or interleaved address generators, macros
    • G06F9/3897—Concurrent instruction execution, e.g. pipeline or look ahead using a plurality of independent parallel functional units controlled in tandem, e.g. multiplier-accumulator for complex operations, e.g. multidimensional or interleaved address generators, macros with adaptable data path

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Multi Processors (AREA)
  • Advance Control (AREA)
  • Image Processing (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Control By Computers (AREA)
  • Hardware Redundancy (AREA)
  • Transition And Organic Metals Composition Catalysts For Addition Polymerization (AREA)
  • Catalysts (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Logic Circuits (AREA)
  • Communication Control (AREA)
  • Electrotherapy Devices (AREA)
  • Dram (AREA)
BR8404918A 1983-09-29 1984-09-28 Configuracao de unidade de processamento central com canais de informacao para uso em sistemas de processamento de dados BR8404918A (pt)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/537,877 US4800486A (en) 1983-09-29 1983-09-29 Multiple data patch CPU architecture

Publications (1)

Publication Number Publication Date
BR8404918A true BR8404918A (pt) 1985-08-20

Family

ID=24144474

Family Applications (1)

Application Number Title Priority Date Filing Date
BR8404918A BR8404918A (pt) 1983-09-29 1984-09-28 Configuracao de unidade de processamento central com canais de informacao para uso em sistemas de processamento de dados

Country Status (19)

Country Link
US (1) US4800486A (pt)
EP (1) EP0136179B1 (pt)
JP (1) JPH0752386B2 (pt)
KR (1) KR920004059B1 (pt)
AT (1) ATE58794T1 (pt)
AU (1) AU574387B2 (pt)
BR (1) BR8404918A (pt)
CA (1) CA1215783A (pt)
DE (1) DE3483669D1 (pt)
DK (1) DK165202C (pt)
FI (1) FI85428C (pt)
HK (1) HK46191A (pt)
IE (1) IE56554B1 (pt)
IL (1) IL73106A (pt)
IN (1) IN162545B (pt)
MX (1) MX157907A (pt)
NO (1) NO168497C (pt)
NZ (1) NZ209663A (pt)
ZA (1) ZA847524B (pt)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB8401807D0 (en) * 1984-01-24 1984-02-29 Int Computers Ltd Pipelined data processing apparatus
US4891754A (en) * 1987-07-02 1990-01-02 General Datacomm Inc. Microinstruction sequencer for instructing arithmetic, logical and data move operations in a conditional manner
US5032986A (en) * 1987-07-28 1991-07-16 Texas Instruments Incorporated Data processing device with parallel circular addressing hardware
JPH01255031A (ja) * 1988-04-05 1989-10-11 Matsushita Electric Ind Co Ltd 演算処理装置
US5109497A (en) * 1989-01-27 1992-04-28 Hughes Aircraft Company Arithmetic element controller for controlling data, control and micro store memories
EP0945787A3 (en) * 1991-07-08 2008-12-31 Seiko Epson Corporation Risc microprocessor architecture implementing fast trap and exception state
JP3441071B2 (ja) * 1991-07-08 2003-08-25 セイコーエプソン株式会社 マイクロプロセッサ及びデータ処理装置
US5539911A (en) 1991-07-08 1996-07-23 Seiko Epson Corporation High-performance, superscalar-based computer system with out-of-order instruction execution
US5961629A (en) * 1991-07-08 1999-10-05 Seiko Epson Corporation High performance, superscalar-based computer system with out-of-order instruction execution
US5438668A (en) 1992-03-31 1995-08-01 Seiko Epson Corporation System and method for extraction, alignment and decoding of CISC instructions into a nano-instruction bucket for execution by a RISC computer
DE69329778T2 (de) 1992-09-29 2001-04-26 Seiko Epson Corp System und verfahren zur handhabung von laden und/oder speichern in einem superskalar mikroprozessor
US6735685B1 (en) 1992-09-29 2004-05-11 Seiko Epson Corporation System and method for handling load and/or store operations in a superscalar microprocessor
US5648733A (en) * 1995-11-01 1997-07-15 Lsi Logic Corporation Scan compatible 3-state bus control
US7669083B2 (en) * 2007-09-11 2010-02-23 International Business Machines Corporation System and method for re-shuffling test case instruction orders for processor design verification and validation
US8019566B2 (en) * 2007-09-11 2011-09-13 International Business Machines Corporation System and method for efficiently testing cache congruence classes during processor design verification and validation
US8006221B2 (en) * 2007-09-11 2011-08-23 International Business Machines Corporation System and method for testing multiple processor modes for processor design verification and validation
US8099559B2 (en) * 2007-09-11 2012-01-17 International Business Machines Corporation System and method for generating fast instruction and data interrupts for processor design verification and validation
US20090070570A1 (en) * 2007-09-11 2009-03-12 Shubhodeep Roy Choudhury System and Method for Efficiently Handling Interrupts
US7992059B2 (en) 2007-09-11 2011-08-02 International Business Machines Corporation System and method for testing a large memory area during processor design verification and validation
US7966521B2 (en) * 2008-07-14 2011-06-21 International Business Machines Corporation Light weight and high throughput test case generation methodology for testing cache/TLB intervention and diagnostics
US9153295B2 (en) * 2012-10-04 2015-10-06 Texas Instruments Incorporated Register bank cross path connection method in a multi core processor system

Family Cites Families (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1426749A (en) * 1973-06-05 1976-03-03 Burroughs Corp Micro programme data processor having parallel instruction flow streams for plural level of subinstruction sets
US3900723A (en) * 1974-05-28 1975-08-19 Control Data Corp Apparatus for controlling computer pipelines for arithmetic operations on vectors
JPS513743A (pt) * 1974-06-28 1976-01-13 Hitachi Ltd
US4041461A (en) * 1975-07-25 1977-08-09 International Business Machines Corporation Signal analyzer system
GB1506972A (en) * 1976-02-06 1978-04-12 Int Computers Ltd Data processing systems
IT1059493B (it) * 1976-04-22 1982-05-31 Olivetti & Co Spa Dispositivo per cambiare l ambiente di lavoro di un calcolatore
US4128880A (en) * 1976-06-30 1978-12-05 Cray Research, Inc. Computer vector register processing
US4075704A (en) * 1976-07-02 1978-02-21 Floating Point Systems, Inc. Floating point data processor for high speech operation
US4179734A (en) * 1976-07-02 1979-12-18 Floating Point Systems, Inc. Floating point data processor having fast access memory means
GB1527289A (en) * 1976-08-17 1978-10-04 Int Computers Ltd Data processing systems
JPS5847042B2 (ja) * 1977-03-08 1983-10-20 株式会社日立製作所 異常検知方法
US4101960A (en) * 1977-03-29 1978-07-18 Burroughs Corporation Scientific processor
FR2413712A1 (fr) * 1977-12-30 1979-07-27 Ibm France Microprocesseur specialise pour le calcul de la somme de produits de deux operandes complexes
JPS6024985B2 (ja) * 1978-08-31 1985-06-15 富士通株式会社 デ−タ処理方式
US4251885A (en) * 1979-03-09 1981-02-17 International Business Machines Corporation Checking programmed controller operation
US4253183A (en) * 1979-05-02 1981-02-24 Ncr Corporation Method and apparatus for diagnosing faults in a processor having a pipeline architecture
US4298935A (en) * 1979-10-05 1981-11-03 Honeywell Information Systems Inc. Interface circuit for coupling an automated maintenance system to a CPU
US4315313A (en) * 1979-12-27 1982-02-09 Ncr Corporation Diagnostic circuitry in a data processor
US4392200A (en) * 1980-01-28 1983-07-05 Digital Equipment Corporation Cached multiprocessor system with pipeline timing
CA1174370A (en) * 1980-05-19 1984-09-11 Hidekazu Matsumoto Data processing unit with pipelined operands
US4376976A (en) * 1980-07-31 1983-03-15 Sperry Corporation Overlapped macro instruction control system
KR860001434B1 (ko) * 1980-11-21 1986-09-24 후지쑤 가부시끼가이샤 데이타 처리시 스템
US4414669A (en) * 1981-07-23 1983-11-08 General Electric Company Self-testing pipeline processors
JPS58114274A (ja) * 1981-12-28 1983-07-07 Hitachi Ltd デ−タ処理装置
JPS59111569A (ja) * 1982-12-17 1984-06-27 Hitachi Ltd ベクトル処理装置
US4594655A (en) * 1983-03-14 1986-06-10 International Business Machines Corporation (k)-Instructions-at-a-time pipelined processor for parallel execution of inherently sequential instructions
US4574344A (en) * 1983-09-29 1986-03-04 Tandem Computers Incorporated Entry control store for enhanced CPU pipeline performance
US4618956A (en) * 1983-09-29 1986-10-21 Tandem Computers Incorporated Method of operating enhanced alu test hardware

Also Published As

Publication number Publication date
IE842461L (en) 1985-03-29
DE3483669D1 (de) 1991-01-10
IE56554B1 (en) 1991-09-11
IN162545B (pt) 1988-06-11
DK462584D0 (da) 1984-09-27
JPH0752386B2 (ja) 1995-06-05
DK165202C (da) 1993-03-15
NZ209663A (en) 1989-01-06
NO843891L (no) 1985-04-01
NO168497B (no) 1991-11-18
DK462584A (da) 1985-03-30
AU3359684A (en) 1985-04-04
FI85428B (fi) 1991-12-31
EP0136179B1 (en) 1990-11-28
CA1215783A (en) 1986-12-23
EP0136179A2 (en) 1985-04-03
FI843781L (fi) 1985-03-30
IL73106A0 (en) 1984-12-31
FI85428C (fi) 1992-04-10
ATE58794T1 (de) 1990-12-15
KR920004059B1 (ko) 1992-05-23
KR850002906A (ko) 1985-05-20
FI843781A0 (fi) 1984-09-26
AU574387B2 (en) 1988-07-07
US4800486A (en) 1989-01-24
ZA847524B (en) 1985-06-26
IL73106A (en) 1988-04-29
DK165202B (da) 1992-10-19
HK46191A (en) 1991-06-21
JPS60167028A (ja) 1985-08-30
NO168497C (no) 1992-02-26
MX157907A (es) 1988-12-20
EP0136179A3 (en) 1986-12-30

Similar Documents

Publication Publication Date Title
BR8404918A (pt) Configuracao de unidade de processamento central com canais de informacao para uso em sistemas de processamento de dados
DE3486085T2 (de) Zentrale Verarbeitungseinheit für einen Digitalrechner.
ES458224A1 (es) Una unidad de control de dispositivo periferico con circui- tos logicos mejorados de acoplamiento de entrada-salida parauso en un sistema de tratamiento de datos.
DE3486451D1 (de) Mehrprozessorsteuerung für Vektorrechner
US3701105A (en) A central processing unit in which all data flow passes through a single arithmetic and logic unit
Fuller et al. Some observations on semiconductor technology and the architecture of large digital modules
SE7505552L (sv) Sett och anordning att efter varandra avverka databehandlingsinstruktioner i funktionsenheter hos en datamaskin
GB1247746A (en) Data processing machines
JPS57203161A (en) One-chip microcomputer
Cohen PERFORMANCE LIMITS OF INTEGRATED CIRCUIT SIMULATION ON A DEDICATED MINICOMPUTER SYSTEM.
GB1334262A (en) Data processing system
Yan et al. Annotation and analysis combined cache modeling for native simulation
Grosdidier A VAX-FPS loosely coupled array of processors
Mayer et al. VME bus performance in multiprocessor systems
FR2639737B1 (fr) Circuit integre de programmation dynamique
ES396697A1 (es) Perfeccionamientos introducidos en dispositivos para redu- cir la carga inactiva o tiempo de reposo de la unidad cen- tral de un calculador que funciona en tiempo real.
Eberle Analysis of processor-memory communication by the NS32000 processor family
JPS6419439A (en) Central processing unit
Blossom et al. A 32-bit FASTBUS computer
Stark et al. A User Oriented Microcomputer and Monitor System.
JPS5448128A (en) Buffer memory unit
JPH01251155A (ja) 共有メモリ装置
GB1390438A (en) Electronic data processor with provision for error diagnosis

Legal Events

Date Code Title Description
B21A Patent or certificate of addition expired [chapter 21.1 patent gazette]

Free format text: PATENTE EXTINTA EM 28/09/99