ES458224A1 - Una unidad de control de dispositivo periferico con circui- tos logicos mejorados de acoplamiento de entrada-salida parauso en un sistema de tratamiento de datos. - Google Patents

Una unidad de control de dispositivo periferico con circui- tos logicos mejorados de acoplamiento de entrada-salida parauso en un sistema de tratamiento de datos.

Info

Publication number
ES458224A1
ES458224A1 ES458224A ES458224A ES458224A1 ES 458224 A1 ES458224 A1 ES 458224A1 ES 458224 A ES458224 A ES 458224A ES 458224 A ES458224 A ES 458224A ES 458224 A1 ES458224 A1 ES 458224A1
Authority
ES
Spain
Prior art keywords
input
output interface
interface logic
concurrent operations
logic circuits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
ES458224A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Business Machines Corp
Original Assignee
International Business Machines Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Business Machines Corp filed Critical International Business Machines Corp
Publication of ES458224A1 publication Critical patent/ES458224A1/es
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
    • G06F13/26—Handling requests for interconnection or transfer for access to input/output bus using interrupt with priority control
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
    • G06F13/32—Handling requests for interconnection or transfer for access to input/output bus using combination of interrupt and burst mode transfer
    • G06F13/34—Handling requests for interconnection or transfer for access to input/output bus using combination of interrupt and burst mode transfer with priority control

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)

Abstract

Una unidad de control de dispositivo periférico con circuitos lógicos mejorados de acoplamiento de entrada-salida para uso en un sistema de tratamiento de datos que incluye una unidad de ordenador central, una unidad de memoria, circuitos lógicos de control de entrada-salida y una línea general de acoplamiento que tiene una pluralidad de líneas para interconectar las unidades en paralelo.
ES458224A 1976-04-30 1977-04-27 Una unidad de control de dispositivo periferico con circui- tos logicos mejorados de acoplamiento de entrada-salida parauso en un sistema de tratamiento de datos. Expired ES458224A1 (es)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/682,229 US4038642A (en) 1976-04-30 1976-04-30 Input/output interface logic for concurrent operations

Publications (1)

Publication Number Publication Date
ES458224A1 true ES458224A1 (es) 1978-02-01

Family

ID=24738771

Family Applications (1)

Application Number Title Priority Date Filing Date
ES458224A Expired ES458224A1 (es) 1976-04-30 1977-04-27 Una unidad de control de dispositivo periferico con circui- tos logicos mejorados de acoplamiento de entrada-salida parauso en un sistema de tratamiento de datos.

Country Status (9)

Country Link
US (1) US4038642A (es)
JP (1) JPS52155023A (es)
AU (1) AU509925B2 (es)
BR (1) BR7702823A (es)
CA (1) CA1111924A (es)
DE (1) DE2719253C3 (es)
ES (1) ES458224A1 (es)
GB (1) GB1557116A (es)
SE (1) SE431374B (es)

Families Citing this family (54)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5248440A (en) * 1975-10-15 1977-04-18 Toshiba Corp Memory access control system
GB1590434A (en) * 1976-07-14 1981-06-03 Solartron Ekectronic Group Ltd Interfaces for data transmission systems
US4228496A (en) * 1976-09-07 1980-10-14 Tandem Computers Incorporated Multiprocessor system
US4144565A (en) * 1977-01-06 1979-03-13 International Business Machines Corporation Input/output interface connector circuit for repowering and isolation
US4161778A (en) * 1977-07-19 1979-07-17 Honeywell Information Systems, Inc. Synchronization control system for firmware access of high data rate transfer bus
US4161786A (en) * 1978-02-27 1979-07-17 The Mitre Corporation Digital bus communications system
US4246637A (en) * 1978-06-26 1981-01-20 International Business Machines Corporation Data processor input/output controller
US4268906A (en) * 1978-12-22 1981-05-19 International Business Machines Corporation Data processor input/output controller
US4237546A (en) * 1979-01-31 1980-12-02 Technology Marketing, Inc. Multi-layered back plane for a computer system
US4495571A (en) * 1979-01-31 1985-01-22 Honeywell Information Systems Inc. Data processing system having synchronous bus wait/retry cycle
US5371855A (en) * 1979-06-04 1994-12-06 Unisys Corporation Disc cache subsystem having plural-level cache memories
US5241666A (en) * 1979-06-04 1993-08-31 Unisys Corporation Variable rate improvement of disc cache subsystem
US4479179A (en) * 1979-07-30 1984-10-23 International Business Machines Corporation Synchronous cycle steal mechanism for transferring data between a processor storage unit and a separate data handling unit
EP0023266B1 (en) * 1979-07-30 1986-11-05 International Business Machines Corporation High performance i/o controller for transferring data between a host processor and multiple i/o units
US4417304A (en) * 1979-07-30 1983-11-22 International Business Machines Corporation Synchronous cycle steal mechanism for transferring data between a processor storage unit and a separate data handling unit
US4491916A (en) * 1979-11-05 1985-01-01 Litton Resources Systems, Inc. Large volume, high speed data processor
US4507781A (en) * 1980-03-14 1985-03-26 Ibm Corporation Time domain multiple access broadcasting, multipoint, and conferencing communication apparatus and method
US4405981A (en) * 1980-09-29 1983-09-20 Honeywell Information Systems Inc. Communication multiplexer having an apparatus for establishing a single line priority
US4449182A (en) * 1981-10-05 1984-05-15 Digital Equipment Corporation Interface between a pair of processors, such as host and peripheral-controlling processors in data processing systems
US4456970A (en) * 1981-12-10 1984-06-26 Burroughs Corporation Interrupt system for peripheral controller
US4451884A (en) * 1982-02-02 1984-05-29 International Business Machines Corporation Cycle stealing I/O controller with programmable offline mode of operation
US4453228A (en) * 1982-03-30 1984-06-05 Burroughs Corporation Component selection system for a multiple line adapter organization
US4543629A (en) * 1982-04-29 1985-09-24 Honeywell Information Systems Inc. Apparatus for maximizing bus utilization
US4464718A (en) * 1982-07-30 1984-08-07 International Business Machines Corporation Associative file processing method and apparatus
US4490788A (en) * 1982-09-29 1984-12-25 Schlumberger Technology Corporation Well-logging data processing system having segmented serial processor-to-peripheral data links
JPS5999521A (ja) * 1982-11-29 1984-06-08 Toshiba Corp インタフエ−ス回路
US4814977A (en) * 1983-10-18 1989-03-21 S&C Electric Company Apparatus and method for direct memory to peripheral and peripheral to memory data transfers
US4710893A (en) * 1984-06-22 1987-12-01 Autek Systems Corporation High speed instrument bus
CN86103678A (zh) 1985-06-28 1986-12-31 惠普公司 用于向处理器给出输入/输出通知的装置
US4703418A (en) * 1985-06-28 1987-10-27 Hewlett-Packard Company Method and apparatus for performing variable length data read transactions
US4809164A (en) * 1986-03-26 1989-02-28 Tandem Computers Incorporated Processor controlled modifying of tabled input/output priority
US5121479A (en) * 1988-01-27 1992-06-09 Storage Technology Corporation Early start mode data transfer apparatus
US5241646A (en) * 1988-03-30 1993-08-31 Kabushiki Kaisha Toshiba Systems for changing hardware parameters using sub-CPU for sensing specialized key inputs and main CPU for changes
US5193196A (en) * 1988-04-04 1993-03-09 Hitachi, Ltd. Process request arbitration system which preferentially maintains previously selected process request upon receipt of a subsequent request of identical priority
US4993030A (en) * 1988-04-22 1991-02-12 Amdahl Corporation File system for a plurality of storage classes
US5003465A (en) * 1988-06-27 1991-03-26 International Business Machines Corp. Method and apparatus for increasing system throughput via an input/output bus and enhancing address capability of a computer system during DMA read/write operations between a common memory and an input/output device
US5237676A (en) * 1989-01-13 1993-08-17 International Business Machines Corp. High speed data transfer system which adjusts data transfer speed in response to indicated transfer speed capability of connected device
US5347637A (en) * 1989-08-08 1994-09-13 Cray Research, Inc. Modular input/output system for supercomputers
US5129065A (en) * 1989-10-27 1992-07-07 Sun Microsystems, Inc. Apparatus and methods for interface register handshake for controlling devices
JPH087715B2 (ja) * 1990-11-15 1996-01-29 インターナショナル・ビジネス・マシーンズ・コーポレイション データ処理装置及びアクセス制御方法
US5144230A (en) * 1990-11-26 1992-09-01 The Boeing Company Method and system for testing integrated circuits by cycle stealing
US5463752A (en) * 1992-09-23 1995-10-31 International Business Machines Corporation Method and system for enhancing the efficiency of communication between multiple direct access storage devices and a storage system controller
US5414858A (en) * 1992-12-11 1995-05-09 International Business Machines Corporation System and method for dynamically varying between interrupt and polling to service requests of computer peripherals
BR9507958A (pt) * 1994-06-08 1998-05-26 Intel Corp Interface de conector de unidade de disco para uso em barramento de pci
JP3579843B2 (ja) * 1994-10-24 2004-10-20 日本テキサス・インスツルメンツ株式会社 ディジタル信号処理装置
US5966547A (en) * 1997-01-10 1999-10-12 Lsi Logic Corporation System for fast posting to shared queues in multi-processor environments utilizing interrupt state checking
US6341301B1 (en) 1997-01-10 2002-01-22 Lsi Logic Corporation Exclusive multiple queue handling using a common processing algorithm
US5922057A (en) * 1997-01-10 1999-07-13 Lsi Logic Corporation Method for multiprocessor system of controlling a dynamically expandable shared queue in which ownership of a queue entry by a processor is indicated by a semaphore
US5978867A (en) * 1997-08-21 1999-11-02 International Business Machines Corporation System for counting clock cycles stolen from a data processor and providing the count value to a second processor accessing the data processor cycle resources
WO2004006540A2 (en) * 2002-07-08 2004-01-15 Globespanvirata Incorporated System and method for packet transmission from fragmented buffer
US7206884B2 (en) * 2004-02-11 2007-04-17 Arm Limited Interrupt priority control within a nested interrupt system
DE102004025899B4 (de) * 2004-05-27 2010-06-10 Qimonda Ag Verfahren zum Aktivieren und Deaktivieren von elektronischen Schaltungseinheiten und Schaltungsanordnung zur Durchführung des Verfahrens
US9055688B2 (en) 2010-08-20 2015-06-09 Rockwell Automation Technologies, Inc. Input/output circuits having status indicators aligned with respective terminals
EP3882723B1 (de) * 2020-03-19 2023-05-03 Schneider Electric Industries SAS Verfahren zur adressvergabe an busteilnehmer

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3815099A (en) * 1970-04-01 1974-06-04 Digital Equipment Corp Data processing system
JPS48103248A (es) * 1972-04-12 1973-12-25
JPS5074350A (es) * 1973-10-31 1975-06-19
JPS5719456B2 (es) * 1974-03-11 1982-04-22
JPS5147503A (en) * 1974-10-23 1976-04-23 Norio Ozaki Shitamukitsufushiki kyuhorano yunetsutaini hatsuseisuru jinkai kanryugasuno shoriho

Also Published As

Publication number Publication date
SE7704960L (sv) 1977-10-31
DE2719253C3 (de) 1979-03-08
JPS573092B2 (es) 1982-01-20
GB1557116A (en) 1979-12-05
JPS52155023A (en) 1977-12-23
AU2474277A (en) 1978-11-09
DE2719253B2 (de) 1978-06-29
BR7702823A (pt) 1978-04-04
SE431374B (sv) 1984-01-30
US4038642A (en) 1977-07-26
AU509925B2 (en) 1980-05-29
DE2719253A1 (de) 1977-11-10
CA1111924A (en) 1981-11-03

Similar Documents

Publication Publication Date Title
ES458224A1 (es) Una unidad de control de dispositivo periferico con circui- tos logicos mejorados de acoplamiento de entrada-salida parauso en un sistema de tratamiento de datos.
DE3485527D1 (de) Datenverarbeitungssystembus mit fehlerzyklusbetrieb.
ES323100A1 (es) Dispositivo terminal para uso en sistemas de tratamiento de datos multiples.
ATE125629T1 (de) Busschnittstellenschaltung für digitalen datenprozessor.
ES458223A1 (es) Un sistema de tratamiento de datos con informe o reporte de estado residual durante operaciones encadenadas de entrada- salida de interrupcion monociclica.
ES421839A1 (es) Un sistema de tratamiento de datos.
GB1026890A (en) Computer organization
DK78083D0 (da) Udskifteligt interface-kredsloeb til et databehandlingsanlaeg
GB1323048A (en) Communications control unit
ES458222A1 (es) Perfeccionamientos introducidos en una unidad de control de dispositivo periferico con logica de escrutinio mejorada, para utilizacion en un sistema de tratamiento de datos.
GB1077343A (en) Stored program data processing apparatus
ATE124553T1 (de) Modulares ein-/ausgabesystem für superrechner.
ES481636A1 (es) Un amecanismo de retencion dle control programable.
ES380971A1 (es) Sistema para la ordenacion de datos.
ES378182A1 (es) Un sistema de tratamiento electronico de datos.
GB1170587A (en) Data Processing System
ES456517A1 (es) Perfeccionamientos en equipos de proceso de datos.
ES315571A1 (es) Una maquina de tratamiento de datos.
US3904891A (en) Logic circuit for true and complement digital data transfer
JPS52122438A (en) Write-in and read-out system
GB1148735A (en) Scratch pad computer system
EP0201088A3 (en) Parallel computer
JPS5487148A (en) Data processing system by multiplex processor
JPS5748141A (en) Address conversion system
JPS5587220A (en) Interface controller