BR112018004750A2 - espaçamento celular de relógio com base em energia e densidade - Google Patents

espaçamento celular de relógio com base em energia e densidade

Info

Publication number
BR112018004750A2
BR112018004750A2 BR112018004750A BR112018004750A BR112018004750A2 BR 112018004750 A2 BR112018004750 A2 BR 112018004750A2 BR 112018004750 A BR112018004750 A BR 112018004750A BR 112018004750 A BR112018004750 A BR 112018004750A BR 112018004750 A2 BR112018004750 A2 BR 112018004750A2
Authority
BR
Brazil
Prior art keywords
clock
energy
density
clock cell
techniques
Prior art date
Application number
BR112018004750A
Other languages
English (en)
Inventor
Nayak Ankita
Anthony Kidd David
Ivan Penzes Paul
Original Assignee
Qualcomm Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Qualcomm Inc filed Critical Qualcomm Inc
Publication of BR112018004750A2 publication Critical patent/BR112018004750A2/pt

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/39—Circuit design at the physical level
    • G06F30/392—Floor-planning or layout, e.g. partitioning or placement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/39—Circuit design at the physical level
    • G06F30/396—Clock trees

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Architecture (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
  • Semiconductor Integrated Circuits (AREA)

Abstract

as técnicas para espaçamento de célula de relógio com base em densidade de energia e os circuitos integrados resultantes (ics) são descritos aqui. em um exemplo, as técnicas determinam a densidade de utilização de energia para diferentes tipos de células de relógio, visto que a densidade de utilização de energia se refere a queda de calor e ir. com a densidade de utilização de energia para cada tipo de célula de relógio determinada, as técnicas designam uma região não acessível para cada tipo de célula de relógio que não é fixa para todos os tipos de células de relógio. essas regiões são, em vez disso, baseadas na queda de calor e ir correspondente à densidade de utilização de energia estimada para cada tipo de célula de relógio. as células de relógio são, então, colocadas em uma apresentação de um ic. o ic resultante possui células de relógio espaçadas o suficiente para reduzir a queda de calor e ir enquanto apresenta simultaneamente excelente encerramento de temporização e desempenho.
BR112018004750A 2015-09-11 2016-07-01 espaçamento celular de relógio com base em energia e densidade BR112018004750A2 (pt)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US14/852,340 US9824174B2 (en) 2015-09-11 2015-09-11 Power-density-based clock cell spacing
PCT/US2016/040709 WO2017044179A1 (en) 2015-09-11 2016-07-01 Power-density-based clock cell spacing

Publications (1)

Publication Number Publication Date
BR112018004750A2 true BR112018004750A2 (pt) 2018-09-25

Family

ID=56618227

Family Applications (1)

Application Number Title Priority Date Filing Date
BR112018004750A BR112018004750A2 (pt) 2015-09-11 2016-07-01 espaçamento celular de relógio com base em energia e densidade

Country Status (7)

Country Link
US (1) US9824174B2 (pt)
EP (1) EP3347836B1 (pt)
JP (1) JP2018528617A (pt)
KR (1) KR101883966B1 (pt)
CN (1) CN108027843B (pt)
BR (1) BR112018004750A2 (pt)
WO (1) WO2017044179A1 (pt)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7218666B2 (ja) * 2019-04-26 2023-02-07 富士通株式会社 設計方法、および設計プログラム

Family Cites Families (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0922944A (ja) * 1995-07-06 1997-01-21 Hitachi Ltd 半導体集積回路装置の設計方法およびこれを用いた半導体集積回路装置
JPH113942A (ja) * 1997-06-11 1999-01-06 Seiko Epson Corp 半導体装置
US6631502B2 (en) * 2002-01-16 2003-10-07 International Business Machines Corporation Method of analyzing integrated circuit power distribution in chips containing voltage islands
US6538314B1 (en) * 2002-03-29 2003-03-25 International Business Machines Corporation Power grid wiring for semiconductor devices having voltage islands
US6895568B2 (en) * 2002-09-30 2005-05-17 Sun Microsystems, Inc. Correction of spacing violations between pure fill via areas in a multi-wide object class design layout
US6924661B2 (en) * 2003-02-10 2005-08-02 International Business Machines Corporation Power switch circuit sizing technique
JP4204444B2 (ja) 2003-11-04 2009-01-07 パナソニック株式会社 半導体集積回路の設計方法
TWI259939B (en) * 2004-12-02 2006-08-11 Univ Nat Chiao Tung A power gating structure with concurrent data retention and intermediate modes
US7266797B2 (en) * 2005-05-19 2007-09-04 International Business Machines Corporation Automated and electrically robust method for placing power gating switches in voltage islands
JP2007258215A (ja) * 2006-03-20 2007-10-04 Fujitsu Ltd セル配置プログラム、セル配置装置、及びセル配置方法
US7469199B2 (en) * 2006-04-06 2008-12-23 International Business Machines Corporation Apparatus and method for selectively monitoring multiple voltages in an IC or other electronic chip
JP2008059225A (ja) * 2006-08-30 2008-03-13 Fujitsu Ltd 半導体回路を構成するセルまたはマクロに放熱コンポーネントを配置しうる放熱形成領域を設定する方法、半導体回路を構成するセルまたはマクロに対する放熱コンポーネント配置方法、放熱形成領域設定プログラム、および、放熱コンポーネント配置プログラム
JP4814044B2 (ja) * 2006-10-05 2011-11-09 ルネサスエレクトロニクス株式会社 パターン設計方法
JP2008218730A (ja) * 2007-03-05 2008-09-18 Nec Electronics Corp 半導体装置の設計方法及び設計プログラム
US7831946B2 (en) 2007-07-31 2010-11-09 International Business Machines Corporation Clock distribution network wiring structure
JP5309538B2 (ja) * 2007-11-26 2013-10-09 富士通セミコンダクター株式会社 半導体集積回路の設計方法
US7873923B2 (en) * 2008-02-28 2011-01-18 International Business Machines Corporation Power gating logic cones
US8020138B2 (en) * 2008-06-02 2011-09-13 International Business Machines Corporation Voltage island performance/leakage screen monitor for IP characterization
US8051391B2 (en) * 2008-08-04 2011-11-01 Texas Instruments Incorporated Method for layout of random via arrays in the presence of strong pitch restrictions
US8264065B2 (en) * 2009-10-23 2012-09-11 Synopsys, Inc. ESD/antenna diodes for through-silicon vias
CN201584403U (zh) * 2009-12-29 2010-09-15 华为技术有限公司 芯片散热装置及芯片
US8601428B2 (en) 2011-12-13 2013-12-03 Qualcomm Incorporated System and method for use case-based thermal analysis of heuristically determined component combinations and layouts in a portable computing device
CN102637226A (zh) * 2012-03-27 2012-08-15 中国人民解放军国防科学技术大学 Pcb封装架构方法
US8701070B2 (en) 2012-09-13 2014-04-15 Taiwan Semiconductor Manufacturing Company Limited Group bounding box region-constrained placement for integrated circuit design
US8984463B2 (en) 2012-11-28 2015-03-17 Qualcomm Incorporated Data transfer across power domains
US9032356B2 (en) 2013-03-06 2015-05-12 Lsi Corporation Programmable clock spreading
US9891279B2 (en) 2013-06-17 2018-02-13 Stmicroelectronics International N.V. Managing IR drop
CN103761100A (zh) * 2014-01-24 2014-04-30 浪潮(北京)电子信息产业有限公司 一种快速画出差分信号过孔周围禁布区域的方法及系统
US9613175B2 (en) * 2014-01-28 2017-04-04 Globalfoundries Inc. Method, computer system and computer-readable storage medium for creating a layout of an integrated circuit

Also Published As

Publication number Publication date
JP2018528617A (ja) 2018-09-27
CN108027843B (zh) 2019-12-13
CN108027843A (zh) 2018-05-11
EP3347836A1 (en) 2018-07-18
KR101883966B1 (ko) 2018-07-31
US20170076030A1 (en) 2017-03-16
EP3347836B1 (en) 2023-03-01
US9824174B2 (en) 2017-11-21
WO2017044179A1 (en) 2017-03-16
KR20180039175A (ko) 2018-04-17

Similar Documents

Publication Publication Date Title
TWD189053S (zh) 電子裝置
TWD192215S (zh) 電子裝置
BR112015029238A2 (pt) componentes passivos integrados em um encapsulamento de circuito integrado empilhado
PH12016502202A1 (en) Integrated vapor chamber for thermal management of computing devices
BR112018005984A2 (pt) gerenciamento de energia com flip-flops
BR112017010328A2 (pt) transferência de dados sem uso de fios com eficiência de energia
BR112015027781A2 (pt) Método e dispositivo para fornecer tabelas de carregamento de bit
CO2019015054A2 (es) Procedimiento para autorizar información relacionada con un formulario
DK3207244T3 (da) Turbine med strømningsomleder og strømningsomleder til turbiner
TR201904686T4 (tr) Bi̇r bi̇ri̇nci̇ isi transfer çevri̇mi̇ne ve bi̇r i̇ki̇nci̇ isi transfer çevri̇mi̇ne sahi̇p olan güneş enerji̇si̇ santrali̇
BR112017007723A2 (pt) dispositivo de armazenamento de energia
TR201906020T4 (tr) Saç bakım cihazı.
BR112017019451A2 (pt) dispositivo de controle de conversor de energia
BR112017006538A2 (pt) fonte de alimentação do tipo soldagem com túnel de vento?
BR112018067883A2 (pt) sistemas e métodos para a determinação de um envelope de energia térmica sustentada compreendendo múltiplas fontes de calor
BR112018004750A2 (pt) espaçamento celular de relógio com base em energia e densidade
BR112017011713A2 (pt) dispositivo de conversão de energia
TWD190358S (zh) 電子裝置
RU2014101079A (ru) Светотиристор
BR112016011552A2 (pt) Redes de partições hierárquicas e paralelas
BR112019004959A2 (pt) redução de perdas para distribuição de energia elétrica
ITUA20161730A1 (it) Impianto e metodo per la fornitura all’utenza di potenza elettrica e/o potenza meccanica, potenza termica e/o potenza frigorifera
TWD179350S (zh) 電子零件散熱器用冷卻裝置
BR112017008206A2 (pt) sistema para ciclo de conversão de energia de alta eficiência por reciclagem de calor latente de vaporização
IT201700118632A1 (it) Boa e metodo per la generazione di energia elettrica

Legal Events

Date Code Title Description
B11A Dismissal acc. art.33 of ipl - examination not requested within 36 months of filing
B11Y Definitive dismissal - extension of time limit for request of examination expired [chapter 11.1.1 patent gazette]