AU3866999A - Method of forming high aspect ratio apertures - Google Patents

Method of forming high aspect ratio apertures

Info

Publication number
AU3866999A
AU3866999A AU38669/99A AU3866999A AU3866999A AU 3866999 A AU3866999 A AU 3866999A AU 38669/99 A AU38669/99 A AU 38669/99A AU 3866999 A AU3866999 A AU 3866999A AU 3866999 A AU3866999 A AU 3866999A
Authority
AU
Australia
Prior art keywords
sccm
aspect ratio
high aspect
forming high
ch2f2
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU38669/99A
Other languages
English (en)
Inventor
David S. Becker
Kevin G. Donohoe
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Micron Technology Inc
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology Inc filed Critical Micron Technology Inc
Publication of AU3866999A publication Critical patent/AU3866999A/en
Abandoned legal-status Critical Current

Links

Classifications

    • CCHEMISTRY; METALLURGY
    • C23COATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; CHEMICAL SURFACE TREATMENT; DIFFUSION TREATMENT OF METALLIC MATERIAL; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL; INHIBITING CORROSION OF METALLIC MATERIAL OR INCRUSTATION IN GENERAL
    • C23CCOATING METALLIC MATERIAL; COATING MATERIAL WITH METALLIC MATERIAL; SURFACE TREATMENT OF METALLIC MATERIAL BY DIFFUSION INTO THE SURFACE, BY CHEMICAL CONVERSION OR SUBSTITUTION; COATING BY VACUUM EVAPORATION, BY SPUTTERING, BY ION IMPLANTATION OR BY CHEMICAL VAPOUR DEPOSITION, IN GENERAL
    • C23C14/00Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material
    • C23C14/22Coating by vacuum evaporation, by sputtering or by ion implantation of the coating forming material characterised by the process of coating
    • C23C14/34Sputtering
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/311Etching the insulating layers by chemical or physical means
    • H01L21/31105Etching inorganic layers
    • H01L21/31111Etching inorganic layers by chemical means
    • H01L21/31116Etching inorganic layers by chemical means by dry-etching

Landscapes

  • Chemical & Material Sciences (AREA)
  • Engineering & Computer Science (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Inorganic Chemistry (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • General Chemical & Material Sciences (AREA)
  • Power Engineering (AREA)
  • Materials Engineering (AREA)
  • Mechanical Engineering (AREA)
  • Metallurgy (AREA)
  • Organic Chemistry (AREA)
  • Drying Of Semiconductors (AREA)
  • Crystals, And After-Treatments Of Crystals (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
  • Superconductor Devices And Manufacturing Methods Thereof (AREA)
AU38669/99A 1998-04-24 1999-04-23 Method of forming high aspect ratio apertures Abandoned AU3866999A (en)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US8290898P 1998-04-24 1998-04-24
US06082908 1998-04-24
US09099090 1998-06-17
US09/099,090 US6123862A (en) 1998-04-24 1998-06-17 Method of forming high aspect ratio apertures
PCT/US1999/008961 WO1999056305A2 (en) 1998-04-24 1999-04-23 Method of forming high aspect ratio apertures

Publications (1)

Publication Number Publication Date
AU3866999A true AU3866999A (en) 1999-11-16

Family

ID=26767985

Family Applications (1)

Application Number Title Priority Date Filing Date
AU38669/99A Abandoned AU3866999A (en) 1998-04-24 1999-04-23 Method of forming high aspect ratio apertures

Country Status (8)

Country Link
US (5) US6123862A (de)
EP (1) EP1090413B1 (de)
JP (1) JP2002517895A (de)
KR (1) KR100388570B1 (de)
AT (1) ATE404992T1 (de)
AU (1) AU3866999A (de)
DE (1) DE69939318D1 (de)
WO (1) WO1999056305A2 (de)

Families Citing this family (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6123862A (en) * 1998-04-24 2000-09-26 Micron Technology, Inc. Method of forming high aspect ratio apertures
US6635335B1 (en) * 1999-06-29 2003-10-21 Micron Technology, Inc. Etching methods and apparatus and substrate assemblies produced therewith
JP3485504B2 (ja) * 1999-09-09 2004-01-13 沖電気工業株式会社 半導体装置のドライエッチング方法
US20070048882A1 (en) * 2000-03-17 2007-03-01 Applied Materials, Inc. Method to reduce plasma-induced charging damage
US8617351B2 (en) 2002-07-09 2013-12-31 Applied Materials, Inc. Plasma reactor with minimal D.C. coils for cusp, solenoid and mirror fields for plasma uniformity and device damage reduction
US8048806B2 (en) * 2000-03-17 2011-11-01 Applied Materials, Inc. Methods to avoid unstable plasma states during a process transition
TW552669B (en) * 2000-06-19 2003-09-11 Infineon Technologies Corp Process for etching polysilicon gate stacks with raised shallow trench isolation structures
US6407002B1 (en) * 2000-08-10 2002-06-18 Taiwan Semiconductor Manufacturing Company Partial resist free approach in contact etch to improve W-filling
KR100727834B1 (ko) * 2000-09-07 2007-06-14 다이킨 고교 가부시키가이샤 드라이 에칭 가스 및 드라이 에칭 방법
US6610608B1 (en) * 2001-03-16 2003-08-26 Advanced Micro Devices, Inc. Plasma etching using combination of CHF3 and CH3F
US6921725B2 (en) 2001-06-28 2005-07-26 Micron Technology, Inc. Etching of high aspect ratio structures
US6727183B1 (en) 2001-07-27 2004-04-27 Taiwan Semiconductor Manufacturing Company Prevention of spiking in ultra low dielectric constant material
US6451647B1 (en) 2002-03-18 2002-09-17 Advanced Micro Devices, Inc. Integrated plasma etch of gate and gate dielectric and low power plasma post gate etch removal of high-K residual
TWI283899B (en) * 2002-07-09 2007-07-11 Applied Materials Inc Capacitively coupled plasma reactor with magnetic plasma control
US20040018741A1 (en) * 2002-07-26 2004-01-29 Applied Materials, Inc. Method For Enhancing Critical Dimension Uniformity After Etch
US7713431B2 (en) * 2004-06-10 2010-05-11 Tokyo Electron Limited Plasma processing method
US20060118519A1 (en) * 2004-12-03 2006-06-08 Applied Materials Inc. Dielectric etch method with high source and low bombardment plasma providing high etch rates
KR100801308B1 (ko) * 2005-11-12 2008-02-11 주식회사 하이닉스반도체 고선택비 하드마스크를 이용한 트렌치 형성 방법 및 그를이용한 반도체소자의 소자분리 방법
US7749400B2 (en) * 2005-12-16 2010-07-06 Jason Plumhoff Method for etching photolithographic substrates
US20080119055A1 (en) * 2006-11-21 2008-05-22 Lam Research Corporation Reducing twisting in ultra-high aspect ratio dielectric etch
US8614151B2 (en) * 2008-01-04 2013-12-24 Micron Technology, Inc. Method of etching a high aspect ratio contact
JP2009193988A (ja) * 2008-02-12 2009-08-27 Tokyo Electron Ltd プラズマエッチング方法及びコンピュータ記憶媒体
US8563095B2 (en) * 2010-03-15 2013-10-22 Applied Materials, Inc. Silicon nitride passivation layer for covering high aspect ratio features
US9487600B2 (en) 2010-08-17 2016-11-08 Uchicago Argonne, Llc Ordered nanoscale domains by infiltration of block copolymers
US8980418B2 (en) 2011-03-24 2015-03-17 Uchicago Argonne, Llc Sequential infiltration synthesis for advanced lithography
US9684234B2 (en) 2011-03-24 2017-06-20 Uchicago Argonne, Llc Sequential infiltration synthesis for enhancing multiple-patterning lithography
KR102554014B1 (ko) 2018-06-15 2023-07-11 삼성전자주식회사 저온 식각 방법 및 플라즈마 식각 장치
US12104249B2 (en) 2019-07-18 2024-10-01 Uchicago Argonne, Llc Sequential infiltration synthesis of group 13 oxide electronic materials

Family Cites Families (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5556501A (en) * 1989-10-03 1996-09-17 Applied Materials, Inc. Silicon scavenger in an inductively coupled RF plasma reactor
US6165311A (en) 1991-06-27 2000-12-26 Applied Materials, Inc. Inductively coupled RF plasma reactor having an overhead solenoidal antenna
US5198725A (en) * 1991-07-12 1993-03-30 Lam Research Corporation Method of producing flat ecr layer in microwave plasma device and apparatus therefor
US5658425A (en) * 1991-10-16 1997-08-19 Lam Research Corporation Method of etching contact openings with reduced removal rate of underlying electrically conductive titanium silicide layer
US5423945A (en) * 1992-09-08 1995-06-13 Applied Materials, Inc. Selectivity for etching an oxide over a nitride
US5286344A (en) * 1992-06-15 1994-02-15 Micron Technology, Inc. Process for selectively etching a layer of silicon dioxide on an underlying stop layer of silicon nitride
JPH07147273A (ja) 1993-11-24 1995-06-06 Tokyo Electron Ltd エッチング処理方法
JPH07263415A (ja) * 1994-03-18 1995-10-13 Fujitsu Ltd 半導体装置の製造方法
JPH0950986A (ja) * 1995-05-29 1997-02-18 Sony Corp 接続孔の形成方法
US5731565A (en) * 1995-07-27 1998-03-24 Lam Research Corporation Segmented coil for generating plasma in plasma processing equipment
US5626716A (en) * 1995-09-29 1997-05-06 Lam Research Corporation Plasma etching of semiconductors
EP0777267A1 (de) * 1995-11-28 1997-06-04 Applied Materials, Inc. Verfahren zum Ätzen von Oxid mit hoher Selektivität für Nitrid, geeignet für Oberflächen mit unebener Topographie
JP3700231B2 (ja) 1996-01-25 2005-09-28 ソニー株式会社 接続孔の形成方法
US5880005A (en) * 1997-10-23 1999-03-09 Taiwan Semiconductor Manufacturing Company, Ltd. Method for forming a tapered profile insulator shape
US5965035A (en) * 1997-10-23 1999-10-12 Applied Materials, Inc. Self aligned contact etch using difluoromethane and trifluoromethane
US6095159A (en) * 1998-01-22 2000-08-01 Micron Technology, Inc. Method of modifying an RF circuit of a plasma chamber to increase chamber life and process capabilities
US5998931A (en) * 1998-02-09 1999-12-07 Micron Technology, Inc. Method and apparatus for controlling electrostatic coupling to plasmas
US6516742B1 (en) * 1998-02-26 2003-02-11 Micron Technology, Inc. Apparatus for improved low pressure inductively coupled high density plasma reactor
US6123862A (en) * 1998-04-24 2000-09-26 Micron Technology, Inc. Method of forming high aspect ratio apertures
JP3485504B2 (ja) * 1999-09-09 2004-01-13 沖電気工業株式会社 半導体装置のドライエッチング方法

Also Published As

Publication number Publication date
US6610212B2 (en) 2003-08-26
US20070084826A1 (en) 2007-04-19
US7608196B2 (en) 2009-10-27
EP1090413A1 (de) 2001-04-11
US7163641B2 (en) 2007-01-16
EP1090413A4 (de) 2006-07-26
KR20010042983A (ko) 2001-05-25
US20020084256A1 (en) 2002-07-04
DE69939318D1 (de) 2008-09-25
WO1999056305A2 (en) 1999-11-04
EP1090413B1 (de) 2008-08-13
JP2002517895A (ja) 2002-06-18
US6342165B1 (en) 2002-01-29
ATE404992T1 (de) 2008-08-15
WO1999056305A3 (en) 2001-09-20
US6123862A (en) 2000-09-26
KR100388570B1 (ko) 2003-06-25
US20030192858A1 (en) 2003-10-16

Similar Documents

Publication Publication Date Title
AU3866999A (en) Method of forming high aspect ratio apertures
TW473864B (en) Sidewall polymer forming gas additives for etching processes
WO2002080230A3 (en) Method of plasma etching low-k organosilicate materials
WO2002054454A3 (en) Diamond coatings on reactor wall and method of manufacturing thereof
WO2003052808A3 (en) Self-aligned contact etch with high sensitivity to nitride shoulder
EP1047122A3 (de) Verfahren zur anisotropen Ätzung von Substraten
EP0776032A3 (de) Plasma-Ätz-Verfahren
EP1096547A3 (de) Verfahren und Vorrichtung zum Plasmaätzen
WO2002065512A3 (en) Process for etching organic low-k materials
EP0805485A3 (de) Verfahren zum Plasma-Ätzen von dielektrischen Schichten mit hoher Selektivität und geringem Mikroloading-Effekt
WO1999036931A3 (en) Low ceiling temperature process for a plasma reactor with heated source of a polymer-hardening precursor material
WO2002091449A3 (en) Etching a substrate in a process zone
WO1999009587A3 (en) Method of etching copper for semiconductor devices
WO2004109772A3 (en) Method and system for etching a high-k dielectric material
TW345682B (en) Method for etching polycide structures
WO2003030238A1 (fr) Procede de traitement
KR950703074A (ko) 박막형성방법
TW344863B (en) Method for etching metal silicide with high selectivity to polysilicon
WO2003030239A1 (fr) Procede de gravure de substrat de silicium et appareil de gravure
WO2003038153A8 (en) Process for low temperature, dry etching, and dry planarization of copper
KR940010217A (ko) 플라즈마 에칭방법
DK1268622T3 (da) Fremgangsmåde til overfladebehandling af polymersubstrater
TW353204B (en) Method of treating semiconductor substrate
WO2004036627A3 (de) Plasmaanlage und verfahren zum anisotropen einätzen von strukturen in ein substrat
KR960035858A (ko) 실리콘에 테이퍼진 개구부를 형성하기 위한 방법

Legal Events

Date Code Title Description
MK6 Application lapsed section 142(2)(f)/reg. 8.3(3) - pct applic. not entering national phase