ATE98030T1 - Verfahren und schaltung zur dekodierung von fehlercode-daten. - Google Patents

Verfahren und schaltung zur dekodierung von fehlercode-daten.

Info

Publication number
ATE98030T1
ATE98030T1 AT85900742T AT85900742T ATE98030T1 AT E98030 T1 ATE98030 T1 AT E98030T1 AT 85900742 T AT85900742 T AT 85900742T AT 85900742 T AT85900742 T AT 85900742T AT E98030 T1 ATE98030 T1 AT E98030T1
Authority
AT
Austria
Prior art keywords
pct
circuit
code data
fault code
exponents
Prior art date
Application number
AT85900742T
Other languages
English (en)
Inventor
Katsuya Hori
Tsuneo Furuya
Original Assignee
Sony Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from JP59009150A external-priority patent/JPS60153546A/ja
Priority claimed from JP59015704A external-priority patent/JPS60160729A/ja
Application filed by Sony Corp filed Critical Sony Corp
Application granted granted Critical
Publication of ATE98030T1 publication Critical patent/ATE98030T1/de

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
    • G06F7/72—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic
    • G06F7/724—Finite field arithmetic
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
    • G06F7/72—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic
    • G06F7/724—Finite field arithmetic
    • G06F7/726—Inversion; Reciprocal calculation; Division of elements of a finite field
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/18—Error detection or correction; Testing, e.g. of drop-outs
    • G11B20/1806—Pulse code modulation systems for audio signals
    • G11B20/1809—Pulse code modulation systems for audio signals by interleaving
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B27/00—Editing; Indexing; Addressing; Timing or synchronising; Monitoring; Measuring tape travel
    • G11B27/10—Indexing; Addressing; Timing or synchronising; Measuring tape travel
    • G11B27/19—Indexing; Addressing; Timing or synchronising; Measuring tape travel by using information detectable on the record carrier
    • G11B27/28—Indexing; Addressing; Timing or synchronising; Measuring tape travel by using information detectable on the record carrier by using information signals recorded by the same method as the main recording
    • G11B27/30—Indexing; Addressing; Timing or synchronising; Measuring tape travel by using information detectable on the record carrier by using information signals recorded by the same method as the main recording on the same track as the main recording
    • G11B27/3027—Indexing; Addressing; Timing or synchronising; Measuring tape travel by using information detectable on the record carrier by using information signals recorded by the same method as the main recording on the same track as the main recording used signal is digitally coded
    • G11B27/3063—Subcodes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/033—Theoretical methods to calculate these checking codes
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/03—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words
    • H03M13/05—Error detection or forward error correction by redundancy in data representation, i.e. code words containing more digits than the source words using block codes, i.e. a predetermined number of check bits joined to a predetermined number of information bits
    • H03M13/13—Linear codes
    • H03M13/15—Cyclic codes, i.e. cyclic shifts of codewords produce other codewords, e.g. codes defined by a generator polynomial, Bose-Chaudhuri-Hocquenghem [BCH] codes
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/02—Digital function generators
    • G06F1/03—Digital function generators working, at least partly, by table look-up
    • G06F1/0307—Logarithmic or exponential functions

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Optimization (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Physics (AREA)
  • General Engineering & Computer Science (AREA)
  • Probability & Statistics with Applications (AREA)
  • Computing Systems (AREA)
  • Signal Processing (AREA)
  • Multimedia (AREA)
  • Algebra (AREA)
  • Error Detection And Correction (AREA)
  • Detection And Prevention Of Errors In Transmission (AREA)
  • Color Television Systems (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Detection And Correction Of Errors (AREA)
AT85900742T 1984-01-21 1985-01-18 Verfahren und schaltung zur dekodierung von fehlercode-daten. ATE98030T1 (de)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
JP59009150A JPS60153546A (ja) 1984-01-21 1984-01-21 有限体の演算回路
JP59015704A JPS60160729A (ja) 1984-01-31 1984-01-31 有限体の演算回路
PCT/JP1985/000017 WO1985003371A1 (en) 1984-01-21 1985-01-18 Circuit for calculating finite fields
EP85900742A EP0169908B1 (de) 1984-01-21 1985-01-18 Verfahren und schaltung zur dekodierung von fehlercode-daten

Publications (1)

Publication Number Publication Date
ATE98030T1 true ATE98030T1 (de) 1993-12-15

Family

ID=26343817

Family Applications (1)

Application Number Title Priority Date Filing Date
AT85900742T ATE98030T1 (de) 1984-01-21 1985-01-18 Verfahren und schaltung zur dekodierung von fehlercode-daten.

Country Status (6)

Country Link
US (1) US4800515A (de)
EP (1) EP0169908B1 (de)
AT (1) ATE98030T1 (de)
AU (1) AU577089B2 (de)
DE (1) DE3587670T2 (de)
WO (1) WO1985003371A1 (de)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2605818B1 (fr) * 1986-10-27 1992-09-18 Thomson Csf Codeur-decodeur algebrique de codes en blocs reed solomon et bch, applicable aux telecommunications numeriques
US4975867A (en) * 1987-06-26 1990-12-04 Digital Equipment Corporation Apparatus for dividing elements of a Galois Field GF (2QM)
JP2609630B2 (ja) * 1987-09-26 1997-05-14 株式会社東芝 除算器及び除算方法
EP0364627B1 (de) * 1988-10-18 1996-08-28 Koninklijke Philips Electronics N.V. Datenverarbeitungsgerät zur Berechnung eines multiplikativ invertierten Elements eines endigen Körpers
JP3232602B2 (ja) * 1991-09-06 2001-11-26 ソニー株式会社 ユークリッドの互除回路
DE69217930T2 (de) * 1992-07-14 1997-09-25 Alcatel Bell Nv Teiler zur Division eines ersten Polynoms durch ein zweites
US6115047A (en) * 1996-07-01 2000-09-05 Sun Microsystems, Inc. Method and apparatus for implementing efficient floating point Z-buffering
US6046746A (en) * 1996-07-01 2000-04-04 Sun Microsystems, Inc. Method and apparatus implementing high resolution rendition of Z-buffered primitives
GB9707861D0 (en) 1997-04-18 1997-06-04 Certicom Corp Arithmetic processor
US6199087B1 (en) 1998-06-25 2001-03-06 Hewlett-Packard Company Apparatus and method for efficient arithmetic in finite fields through alternative representation
US6178436B1 (en) 1998-07-01 2001-01-23 Hewlett-Packard Company Apparatus and method for multiplication in large finite fields
US8200734B1 (en) * 2008-02-07 2012-06-12 At&T Intellectual Property Ii L.P. Lookup-based Galois field operations
CN102084335B (zh) * 2008-05-12 2015-01-07 高通股份有限公司 任意伽罗瓦域算术在可编程处理器上的实施

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4037093A (en) * 1975-12-29 1977-07-19 Honeywell Information Systems, Inc. Matrix multiplier in GF(2m)
US4142174A (en) * 1977-08-15 1979-02-27 International Business Machines Corporation High speed decoding of Reed-Solomon codes
DE2759106C2 (de) * 1977-12-30 1979-04-05 Siemens Ag, 1000 Berlin Und 8000 Muenchen Schaltungsanordnung zum Codieren oder Decodieren von Binarinformationen
JPS54144148A (en) * 1978-05-01 1979-11-10 Aisuke Katayama Exponential conversion type high speed multiplying system
US4251875A (en) * 1979-02-12 1981-02-17 Sperry Corporation Sequential Galois multiplication in GF(2n) with GF(2m) Galois multiplication gates
JPS6042965B2 (ja) * 1979-06-01 1985-09-26 愛介 片山 複数法形高速乗算装置
JPS57155667A (en) * 1981-03-23 1982-09-25 Sony Corp Arithmetic circuit of galois matter
JPS5846741A (ja) * 1981-09-11 1983-03-18 Nec Corp 復号器
EP0096165B1 (de) * 1982-06-15 1988-06-08 Kabushiki Kaisha Toshiba Einrichtung zum Dividieren der Elemente eines Galois-Feldes
EP0096163B1 (de) * 1982-06-15 1988-06-01 Kabushiki Kaisha Toshiba Einrichtung zum Dividieren der Elemente eines Galois-Feldes
JPS5972838A (ja) * 1982-10-20 1984-04-24 Victor Co Of Japan Ltd リ−ド・ソロモン符号生成回路
AU571908B2 (en) * 1983-10-28 1988-04-28 Laser Magnetic Storage International Co. Error correction apparatus
US4649541A (en) * 1984-11-21 1987-03-10 The United States Of America As Represented By The Administrator Of The National Aeronautics And Space Administration Reed-Solomon decoder

Also Published As

Publication number Publication date
DE3587670D1 (de) 1994-01-13
DE3587670T2 (de) 1994-06-23
EP0169908B1 (de) 1993-12-01
EP0169908A1 (de) 1986-02-05
AU577089B2 (en) 1988-09-15
EP0169908A4 (de) 1988-05-10
WO1985003371A1 (en) 1985-08-01
AU3880485A (en) 1985-08-09
US4800515A (en) 1989-01-24

Similar Documents

Publication Publication Date Title
ATE98030T1 (de) Verfahren und schaltung zur dekodierung von fehlercode-daten.
KR840004272A (ko) 에러 정정 시스템
GB1522698A (en) Digital signal processing device
DE3279459D1 (en) Processing circuits for operating on digital data words which are elements of a galois field
JPS6433673A (en) Execution of viterbi algorithm by parallel computation processing structure
Krishnan et al. Complex digital signal processing using quadratic residue number systems
JPH0728782A (ja) 演算回路および演算方法
KR920003151A (ko) 고속승산기
DE3680125D1 (de) Verfahren und geraet zur ausfuehrung einer bereichstransformation in einer digitalen schaltung.
ATE168481T1 (de) Schaltungsanordnung zum digitalen multiplizieren von integer-zahlen
KR940009819A (ko) 데이타 처리 시스템의 오프셋 값 계산 회로 및 방법
WO2001050332A3 (en) A method and system for processing complex numbers
Matsuda On Kennedy's problems
Conway Galois field arithmetic over GF (p/sup m/) for high-speed/low-power error-control applications
EP0281303A3 (de) Modulo-arithmetischer Rechnerchip
GB871477A (en) Improvements in or relating to electric digital computers
KR850700170A (ko) 유한체(有限體)의 연산회로
Cardarilli et al. Efficient modulo extraction for CRT based residue to binary converters
KR920011091A (ko) Gmsk 변조용 디지탈 회로 장치
Li Boundary element method for three-dimensional magnetostatic fields in terms of vector variables
KR970029020A (ko) Fir 필터의 최적화 계수 연산을 위한 곱셈기
JP2005208498A (ja) 演算回路装置
JPS54159832A (en) Adder and subtractor for numbers different in data length
KR920013096A (ko) 갈로아(Galoa) 체상의 승산회로
RU94039139A (ru) Устройство кодирования-декодирования информации

Legal Events

Date Code Title Description
UEP Publication of translation of european patent specification
EELA Cancelled due to lapse of time