ATE48487T1 - Geraet zur dekodierung phasenmodulierter daten. - Google Patents

Geraet zur dekodierung phasenmodulierter daten.

Info

Publication number
ATE48487T1
ATE48487T1 AT84101376T AT84101376T ATE48487T1 AT E48487 T1 ATE48487 T1 AT E48487T1 AT 84101376 T AT84101376 T AT 84101376T AT 84101376 T AT84101376 T AT 84101376T AT E48487 T1 ATE48487 T1 AT E48487T1
Authority
AT
Austria
Prior art keywords
circuitry
timing
data
track
counter
Prior art date
Application number
AT84101376T
Other languages
English (en)
Inventor
Charles Comey Long
David Morgan Lounsbury
Richard Roy Curtin
Original Assignee
Prime Computer Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Prime Computer Inc filed Critical Prime Computer Inc
Application granted granted Critical
Publication of ATE48487T1 publication Critical patent/ATE48487T1/de

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00—Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10—Digital recording or reproducing
    • G11B20/14—Digital recording or reproducing using self-clocking codes
    • G11B20/1403—Digital recording or reproducing using self-clocking codes characterised by the use of two levels
    • G11B20/1407—Digital recording or reproducing using self-clocking codes characterised by the use of two levels code representation depending on a single bit, i.e. where a one is always represented by a first code symbol while a zero is always represented by a second code symbol
    • G11B20/1419—Digital recording or reproducing using self-clocking codes characterised by the use of two levels code representation depending on a single bit, i.e. where a one is always represented by a first code symbol while a zero is always represented by a second code symbol to or from biphase level coding, i.e. to or from codes where a one is coded as a transition from a high to a low level during the middle of a bit cell and a zero is encoded as a transition from a low to a high level during the middle of a bit cell or vice versa, e.g. split phase code, Manchester code conversion to or from biphase space or mark coding, i.e. to or from codes where there is a transition at the beginning of every bit cell and a one has no second transition and a zero has a second transition one half of a bit period later or vice versa, e.g. double frequency code, FM code

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
  • Digital Transmission Methods That Use Modulated Carrier Waves (AREA)
  • Dc Digital Transmission (AREA)
AT84101376T 1983-02-14 1984-02-10 Geraet zur dekodierung phasenmodulierter daten. ATE48487T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US06/466,332 US4532559A (en) 1983-02-14 1983-02-14 Apparatus for decoding phase encoded data
EP84101376A EP0119445B1 (de) 1983-02-14 1984-02-10 Gerät zur Dekodierung phasenmodulierter Daten

Publications (1)

Publication Number Publication Date
ATE48487T1 true ATE48487T1 (de) 1989-12-15

Family

ID=23851356

Family Applications (1)

Application Number Title Priority Date Filing Date
AT84101376T ATE48487T1 (de) 1983-02-14 1984-02-10 Geraet zur dekodierung phasenmodulierter daten.

Country Status (6)

Country Link
US (1) US4532559A (de)
EP (1) EP0119445B1 (de)
JP (1) JPS59157815A (de)
AT (1) ATE48487T1 (de)
CA (1) CA1246231A (de)
DE (1) DE3480669D1 (de)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4750154A (en) * 1984-07-10 1988-06-07 Prime Computer, Inc. Memory alignment system and method
US4578721A (en) * 1984-09-10 1986-03-25 Seagate Technology Stress test for magnetic disc recording apparatus
US4734900A (en) * 1986-04-25 1988-03-29 International Business Machines Corporation Restoring and clocking pulse width modulated data
US4789838A (en) * 1987-03-23 1988-12-06 Cheng Jyi Min Pulse detection circuit using amplitude and time qualification
US5594763A (en) * 1995-06-06 1997-01-14 Cirrus Logic, Inc. Fast synchronizing digital phase-locked loop for recovering clock information from encoded data
JP2000113606A (ja) * 1998-10-05 2000-04-21 Internatl Business Mach Corp <Ibm> データ記憶媒体からのリード・データ・エラーの訂正方法および装置
US7974032B1 (en) * 2006-04-11 2011-07-05 Marvell International Ltd. Non-linear transition shift identification and compensation
DE102008011845A1 (de) * 2007-09-21 2009-04-02 Rohde & Schwarz Gmbh & Co. Kg Verfahren und Vorrichtung zur Taktrückgewinnung

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3243580A (en) * 1960-12-06 1966-03-29 Sperry Rand Corp Phase modulation reading system
US3828167A (en) * 1972-10-10 1974-08-06 Singer Co Detector for self-clocking data with variable digit periods
US3794987A (en) * 1972-11-01 1974-02-26 Burroughs Corp Mfm readout with assymetrical data window
US3827078A (en) * 1972-11-01 1974-07-30 Burroughs Corp Digital data retrieval system with dynamic window skew
US4037257A (en) * 1976-02-02 1977-07-19 Xerox Corporation Data clock separator with missing clock detect
US4146743A (en) * 1976-08-09 1979-03-27 Hewlett-Packard Company Adaptive sampling decoder-encoder apparatus and method
US4393458A (en) * 1980-02-06 1983-07-12 Sperry Corporation Data recovery method and apparatus using variable window
US4365210A (en) * 1980-06-26 1982-12-21 Motorola, Inc. Data and clock recovery system having a phase-locked-loop and which controls dynamic loop response of a data stream of unknown data format

Also Published As

Publication number Publication date
US4532559A (en) 1985-07-30
EP0119445A2 (de) 1984-09-26
DE3480669D1 (de) 1990-01-11
EP0119445B1 (de) 1989-12-06
EP0119445A3 (en) 1985-12-04
CA1246231A (en) 1988-12-06
JPS59157815A (ja) 1984-09-07

Similar Documents

Publication Publication Date Title
US4085288A (en) Phase locked loop decoder
US4215430A (en) Fast synchronization circuit for phase locked looped decoder
ATE48487T1 (de) Geraet zur dekodierung phasenmodulierter daten.
GB2137853B (en) System and method for synchronization of rotary head magnetic recording/reproducing devices
JPS58173947A (ja) ２進信号の解読装置
US3827078A (en) Digital data retrieval system with dynamic window skew
US5231650A (en) Digital signal reproducing apparatus
US3887942A (en) Tape speed compensation system
US5050171A (en) Burst error correction apparatus
US5905704A (en) Data reproducing apparatus for reproducing data from sector units of a recording medium
US3821798A (en) Resynchronizable recording system
EP0206221B1 (de) Aufzeichnungs- und Wiedergabegerät für ein digitales Signal
US3656149A (en) Three frequency data separator
US4342057A (en) Skew calculation using information recorded along a single timing track
US3521260A (en) Digital data transfer system
JPS5943860B2 (ja) フレ−ム同期信号検出回路
JPS576423A (en) Demodulating circuit of mfm modulation signal
JP3171205B2 (ja) 変調周波数検出回路
JPS5696563A (en) Modulation method for digital signal
AU2041297A (en) Apparatus for reproducing a digital information signal from a record carrier
SU964677A1 (ru) Устройство дл считывани информации с магнитного носител
JPS646582B2 (de)
JPS62241176A (ja) 再生復調装置
JPS63167477A (ja) 磁気記録再生装置
JPS59172180A (ja) 記録デイスクの記録トラツク線速度検出装置