ATE484846T1 - Verbindung elektronischer anordnungen mit erhöhten leitungen - Google Patents

Verbindung elektronischer anordnungen mit erhöhten leitungen

Info

Publication number
ATE484846T1
ATE484846T1 AT07726978T AT07726978T ATE484846T1 AT E484846 T1 ATE484846 T1 AT E484846T1 AT 07726978 T AT07726978 T AT 07726978T AT 07726978 T AT07726978 T AT 07726978T AT E484846 T1 ATE484846 T1 AT E484846T1
Authority
AT
Austria
Prior art keywords
substrate
leads
conduits
raised
connecting electronic
Prior art date
Application number
AT07726978T
Other languages
English (en)
Inventor
Marco Balucani
Original Assignee
Eles Semiconductor Equipment S
Rise Technology S R L
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Eles Semiconductor Equipment S, Rise Technology S R L filed Critical Eles Semiconductor Equipment S
Application granted granted Critical
Publication of ATE484846T1 publication Critical patent/ATE484846T1/de

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W70/00Package substrates; Interposers; Redistribution layers [RDL]
    • H10W70/01Manufacture or treatment
    • H10W70/05Manufacture or treatment of insulating or insulated package substrates, or of interposers, or of redistribution layers
    • H10W70/093Connecting or disconnecting other interconnections thereto or therefrom, e.g. connecting bond wires or bumps
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R1/00Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
    • G01R1/02General constructional details
    • G01R1/06Measuring leads; Measuring probes
    • G01R1/067Measuring probes
    • G01R1/06711Probe needles; Cantilever beams; "Bump" contacts; Replaceable probe pins
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R1/00Details of instruments or arrangements of the types included in groups G01R5/00 - G01R13/00 and G01R31/00
    • G01R1/02General constructional details
    • G01R1/06Measuring leads; Measuring probes
    • G01R1/067Measuring probes
    • G01R1/073Multiple probes
    • G01R1/07307Multiple probes with individual probe elements, e.g. needles, cantilever beams or bump contacts, fixed in relation to each other, e.g. bed of nails fixture or probe card
    • G01R1/07342Multiple probes with individual probe elements, e.g. needles, cantilever beams or bump contacts, fixed in relation to each other, e.g. bed of nails fixture or probe card the body of the probe being at an angle other than perpendicular to test object, e.g. probe card
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R3/00Apparatus or processes specially adapted for the manufacture or maintenance of measuring instruments, e.g. of probe tips
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10PGENERIC PROCESSES OR APPARATUS FOR THE MANUFACTURE OR TREATMENT OF DEVICES COVERED BY CLASS H10
    • H10P72/00Handling or holding of wafers, substrates or devices during manufacture or treatment thereof
    • H10P72/70Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping
    • H10P72/74Handling or holding of wafers, substrates or devices during manufacture or treatment thereof for supporting or gripping using temporarily an auxiliary support
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10WGENERIC PACKAGES, INTERCONNECTIONS, CONNECTORS OR OTHER CONSTRUCTIONAL DETAILS OF DEVICES COVERED BY CLASS H10
    • H10W72/00Interconnections or connectors in packages

Landscapes

  • Weting (AREA)
  • Testing Or Measuring Of Semiconductors Or The Like (AREA)
  • Wire Bonding (AREA)
  • Coupling Device And Connection With Printed Circuit (AREA)
  • Lead Frames For Integrated Circuits (AREA)
  • Communication Cables (AREA)
  • Combinations Of Printed Boards (AREA)
  • Conductive Materials (AREA)
  • Manufacturing Of Printed Wiring (AREA)
AT07726978T 2006-03-16 2007-03-16 Verbindung elektronischer anordnungen mit erhöhten leitungen ATE484846T1 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
IT000478A ITMI20060478A1 (it) 2006-03-16 2006-03-16 Sistema per contattare dispositivim elettronici e relativo metodo di produzione basato su filo conduttore annegato in materiale isolante
PCT/EP2007/052497 WO2007104799A1 (en) 2006-03-16 2007-03-16 Interconnection of electronic devices with raised leads

Publications (1)

Publication Number Publication Date
ATE484846T1 true ATE484846T1 (de) 2010-10-15

Family

ID=36939154

Family Applications (1)

Application Number Title Priority Date Filing Date
AT07726978T ATE484846T1 (de) 2006-03-16 2007-03-16 Verbindung elektronischer anordnungen mit erhöhten leitungen

Country Status (10)

Country Link
US (1) US7892954B2 (de)
EP (1) EP2002471B1 (de)
JP (1) JP5043870B2 (de)
CN (1) CN101405852B (de)
AT (1) ATE484846T1 (de)
DE (1) DE602007009810D1 (de)
ES (1) ES2359919T3 (de)
IT (1) ITMI20060478A1 (de)
PL (1) PL2002471T3 (de)
WO (1) WO2007104799A1 (de)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
IT1395336B1 (it) 2009-01-20 2012-09-14 Rise Technology S R L Dispositivo di contatto elastico per componenti elettronici a colonne collassanti
DE102009008152A1 (de) * 2009-02-09 2010-08-19 Nb Technologies Gmbh Siliziumsolarzelle
US8278748B2 (en) 2010-02-17 2012-10-02 Maxim Integrated Products, Inc. Wafer-level packaged device having self-assembled resilient leads
ITMI20100407A1 (it) * 2010-03-12 2011-09-13 Rise Technology S R L Cella foto-voltaica con regioni di semiconduttore poroso per ancorare terminali di contatto
US8940616B2 (en) 2012-07-27 2015-01-27 Globalfoundries Singapore Pte. Ltd. Bonding method using porosified surfaces for making stacked structures
US8679902B1 (en) 2012-09-27 2014-03-25 International Business Machines Corporation Stacked nanowire field effect transistor
US9126452B2 (en) * 2013-07-29 2015-09-08 Xerox Corporation Ultra-fine textured digital lithographic imaging plate and method of manufacture
CN107710504B (zh) * 2015-04-20 2021-03-05 交互数字麦迪逊专利控股公司 竖直朝向的电子设备、构建方法及建构子组件的方法
EP4270479A4 (de) 2021-01-28 2024-07-10 Huawei Technologies Co., Ltd. Verbindungsanordnung, architektur auf plattenebene und computervorrichtung
US12105136B2 (en) * 2021-09-09 2024-10-01 Kla Corporation Method for determining material parameters of a multilayer test sample

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE2119567C2 (de) 1970-05-05 1983-07-14 International Computers Ltd., London Elektrische Verbindungsvorrichtung und Verfahren zu ihrer Herstellung
US4937653A (en) 1988-07-21 1990-06-26 American Telephone And Telegraph Company Semiconductor integrated circuit chip-to-chip interconnection scheme
US5989936A (en) * 1994-07-07 1999-11-23 Tessera, Inc. Microelectronic assembly fabrication with terminal formation from a conductive layer
US5518964A (en) * 1994-07-07 1996-05-21 Tessera, Inc. Microelectronic mounting with multiple lead deformation and bonding
US5763941A (en) * 1995-10-24 1998-06-09 Tessera, Inc. Connection component with releasable leads
EP0985231A1 (de) * 1997-05-15 2000-03-15 Formfactor, Inc. Lithodraphisch abgezeichnete mikroelektronische kontaktstrukturen
JP2000077477A (ja) * 1998-09-02 2000-03-14 Shinko Electric Ind Co Ltd 半導体装置及びその製造方法並びにこれに用いる金属基板
US6405429B1 (en) 1999-08-26 2002-06-18 Honeywell Inc. Microbeam assembly and associated method for integrated circuit interconnection to substrates
US6461892B2 (en) * 2000-01-26 2002-10-08 Tessera, Inc. Methods of making a connection component using a removable layer
JP2001291850A (ja) * 2000-04-10 2001-10-19 Hitachi Cable Ltd 結晶シリコン薄膜の製造方法
US6589819B2 (en) 2000-09-29 2003-07-08 Tessera, Inc. Microelectronic packages having an array of resilient leads and methods therefor
US6632733B2 (en) 2001-03-14 2003-10-14 Tessera, Inc. Components and methods with nested leads

Also Published As

Publication number Publication date
JP5043870B2 (ja) 2012-10-10
CN101405852A (zh) 2009-04-08
DE602007009810D1 (de) 2010-11-25
EP2002471A1 (de) 2008-12-17
PL2002471T3 (pl) 2011-05-31
ITMI20060478A1 (it) 2007-09-17
CN101405852B (zh) 2011-04-13
EP2002471B1 (de) 2010-10-13
WO2007104799A1 (en) 2007-09-20
ES2359919T3 (es) 2011-05-30
JP2009530800A (ja) 2009-08-27
US7892954B2 (en) 2011-02-22
US20090309098A1 (en) 2009-12-17

Similar Documents

Publication Publication Date Title
ATE484846T1 (de) Verbindung elektronischer anordnungen mit erhöhten leitungen
TW200739972A (en) Light-emitting device and method for manufacturing the same
TW200640325A (en) Wiring board manufacturing method
TW200717672A (en) Method of manufacturing wiring board
EP4181191A3 (de) Mikroelektronische anordnungen
WO2009142391A3 (ko) 발광소자 패키지 및 그 제조방법
WO2009014376A3 (en) Light emitting device package and method of manufacturing the same
TW200610017A (en) Wiring board, method of manufacturing the same, and semiconductor device
TW200621076A (en) Organic electroluminescence device and method of production of same
DE602007012890D1 (de) Kontaktierung von elektrochromen anordnungen
GB2526464A (en) Methods of forming buried microelectricomechanical structures coupled with device substrates and structures formed thereby
WO2012021196A3 (en) Method for manufacturing electronic devices and electronic devices thereof
WO2010013936A3 (en) Semiconductor device, light emitting device and method of manufacturing the same
TW200715708A (en) Electronic substrate, manufacturing method for electronic substrate, and electronic device
TW200746276A (en) Method for bonding a semiconductor substrate to a metal substrate
TW200746495A (en) Light-emitting element, method of manufacturing light-emitting element, and substrate treatment device
TW200802767A (en) A flip-chip package structure with stiffener
GB2487172A (en) Microelectronic package and method of manufacturing same
TW200603705A (en) Wiring board and method for producing the same
TW200610080A (en) Electronic device and method of manufacturing the same
TW200737408A (en) Semiconductor device and manufacturing method thereof
WO2010142639A3 (en) Semiconductor device module, method of manufacturing a semiconductor device module, semiconductor device module manufacturing device
TW200733367A (en) Manufacturing method of semiconductor device
TW200702189A (en) Method of manufacturing multi-layered substrate
TW200623445A (en) A LED array package structure and method thereof

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties