ATE384269T1 - Verfahren und struktur zur entwicklung eines testprogramms für integrierte halbleiterschaltungen - Google Patents

Verfahren und struktur zur entwicklung eines testprogramms für integrierte halbleiterschaltungen

Info

Publication number
ATE384269T1
ATE384269T1 AT04711471T AT04711471T ATE384269T1 AT E384269 T1 ATE384269 T1 AT E384269T1 AT 04711471 T AT04711471 T AT 04711471T AT 04711471 T AT04711471 T AT 04711471T AT E384269 T1 ATE384269 T1 AT E384269T1
Authority
AT
Austria
Prior art keywords
test
developing
test program
integrated semiconductor
semiconductor circuits
Prior art date
Application number
AT04711471T
Other languages
English (en)
Inventor
Ramachandran Krishnaswamy
Harsanjeet Singh
Ankan Pramanick
Mark Elston
Leon Chen
Toshiaki Adachi
Yoshihumi Tahara
Original Assignee
Advantest Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US10/403,817 external-priority patent/US7290192B2/en
Priority claimed from US10/404,002 external-priority patent/US7460988B2/en
Application filed by Advantest Corp filed Critical Advantest Corp
Application granted granted Critical
Publication of ATE384269T1 publication Critical patent/ATE384269T1/de

Links

Classifications

    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/26Testing of individual semiconductor devices
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317Testing of digital circuits
    • G01R31/3181Functional testing
    • G01R31/319Tester hardware, i.e. output processing circuits
    • G01R31/31903Tester hardware, i.e. output processing circuits tester configuration
    • G01R31/31907Modular tester, e.g. controlling and coordinating instruments in a bus based architecture
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317Testing of digital circuits
    • G01R31/3181Functional testing
    • G01R31/3183Generation of test inputs, e.g. test vectors, patterns or sequences
    • G01R31/318307Generation of test inputs, e.g. test vectors, patterns or sequences computer-aided, e.g. automatic test program generator [ATPG], program translations, test program debugging
    • GPHYSICS
    • G01MEASURING; TESTING
    • G01RMEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317Testing of digital circuits
    • G01R31/3181Functional testing
    • G01R31/3183Generation of test inputs, e.g. test vectors, patterns or sequences
    • G01R31/318342Generation of test inputs, e.g. test vectors, patterns or sequences by preliminary fault modelling, e.g. analysis, simulation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L22/00Testing or measuring during manufacture or treatment; Reliability measurements, i.e. testing of parts without further processing to modify the parts as such; Structural arrangements therefor

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Manufacturing & Machinery (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Non-Volatile Memory (AREA)
AT04711471T 2003-02-14 2004-02-16 Verfahren und struktur zur entwicklung eines testprogramms für integrierte halbleiterschaltungen ATE384269T1 (de)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US44783903P 2003-02-14 2003-02-14
US44962203P 2003-02-24 2003-02-24
US10/403,817 US7290192B2 (en) 2003-03-31 2003-03-31 Test apparatus and test method for testing plurality of devices in parallel
US10/404,002 US7460988B2 (en) 2003-03-31 2003-03-31 Test emulator, test module emulator, and record medium storing program therein

Publications (1)

Publication Number Publication Date
ATE384269T1 true ATE384269T1 (de) 2008-02-15

Family

ID=32872965

Family Applications (1)

Application Number Title Priority Date Filing Date
AT04711471T ATE384269T1 (de) 2003-02-14 2004-02-16 Verfahren und struktur zur entwicklung eines testprogramms für integrierte halbleiterschaltungen

Country Status (8)

Country Link
EP (2) EP1592976B1 (de)
JP (3) JP3954639B2 (de)
KR (2) KR20050099626A (de)
CN (1) CN1784609B (de)
AT (1) ATE384269T1 (de)
DE (1) DE602004011320T2 (de)
TW (1) TWI344595B (de)
WO (2) WO2004072669A1 (de)

Families Citing this family (39)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7197417B2 (en) * 2003-02-14 2007-03-27 Advantest America R&D Center, Inc. Method and structure to develop a test program for semiconductor integrated circuits
US20040225459A1 (en) 2003-02-14 2004-11-11 Advantest Corporation Method and structure to develop a test program for semiconductor integrated circuits
US7184917B2 (en) 2003-02-14 2007-02-27 Advantest America R&D Center, Inc. Method and system for controlling interchangeable components in a modular test system
US7197416B2 (en) 2004-05-22 2007-03-27 Advantest America R&D Center, Inc. Supporting calibration and diagnostics in an open architecture test system
US7430486B2 (en) * 2004-05-22 2008-09-30 Advantest America R&D Center, Inc. Datalog support in a modular test system
US7210087B2 (en) 2004-05-22 2007-04-24 Advantest America R&D Center, Inc. Method and system for simulating a modular test system
US7543200B2 (en) 2005-02-17 2009-06-02 Advantest Corporation Method and system for scheduling tests in a parallel test system
US8214800B2 (en) * 2005-03-02 2012-07-03 Advantest Corporation Compact representation of vendor hardware module revisions in an open architecture test system
JP2006275986A (ja) 2005-03-30 2006-10-12 Advantest Corp 診断プログラム、切替プログラム、試験装置、および診断方法
US7253607B2 (en) * 2005-04-29 2007-08-07 Teradyne, Inc. Site-aware objects
DE602005002131T2 (de) 2005-05-20 2008-05-15 Verigy (Singapore) Pte. Ltd. Prüfvorrichtung mit Anpassung des Prüfparameters
US7788562B2 (en) 2006-11-29 2010-08-31 Advantest Corporation Pattern controlled, full speed ATE compare capability for deterministic and non-deterministic IC data
JP5022262B2 (ja) * 2008-02-12 2012-09-12 株式会社アドバンテスト デバッグ中にツールを使用可能な試験システム及び方法
US8949784B2 (en) 2008-10-03 2015-02-03 Microsoft Technology Licensing, Llc Type system for declarative data scripting language
US8692566B2 (en) 2008-12-08 2014-04-08 Advantest Corporation Test apparatus and test method
US8261119B2 (en) 2009-09-10 2012-09-04 Advantest Corporation Test apparatus for testing device has synchronization module which synchronizes analog test module to digital test module based on synchronization signal received from digital test module
US8405415B2 (en) 2009-09-10 2013-03-26 Advantest Corporation Test apparatus synchronous module and synchronous method
US7906981B1 (en) 2009-09-10 2011-03-15 Advantest Corporation Test apparatus and test method
CN102193553A (zh) * 2010-03-02 2011-09-21 珠海格力电器股份有限公司 空调控制器功能的测试方法、装置及系统
TWI470421B (zh) * 2010-03-16 2015-01-21 Via Tech Inc 微處理器及其除錯方法
US8868371B2 (en) * 2011-09-09 2014-10-21 Infineon Technologies Ag Method and device for determining test sets of operating parameter values for an electronic component
US9400307B2 (en) 2013-03-13 2016-07-26 Keysight Technologies, Inc. Test system for improving throughout or maintenance properties of semiconductor testing
CN104144084B (zh) * 2013-05-10 2017-12-01 腾讯科技(深圳)有限公司 终端状态的监控方法及装置
CN104298590B (zh) * 2013-07-16 2019-05-10 爱德万测试公司 用于按管脚apg的快速语义处理器
US10539609B2 (en) * 2014-12-08 2020-01-21 Nxp Usa, Inc. Method of converting high-level test specification language to low-level test implementation language
KR20180084385A (ko) 2017-01-17 2018-07-25 한국항공우주산업 주식회사 데이터베이스 기반의 자동시험장비의 운용 시스템 및 그 운용 방법
US10592370B2 (en) * 2017-04-28 2020-03-17 Advantest Corporation User control of automated test features with software application programming interface (API)
US10890621B2 (en) * 2017-05-30 2021-01-12 Raytheon Company Systems and methods for testing an embedded controller
KR102179508B1 (ko) 2019-07-05 2020-11-16 한국항공우주산업 주식회사 자동화 시험장비의 운용 시스템
TWI748300B (zh) * 2019-12-09 2021-12-01 新唐科技股份有限公司 測試系統和測試方法
CN111459840A (zh) * 2020-04-26 2020-07-28 恩亿科(北京)数据科技有限公司 一种进程的调试方法及装置
CN112311627B (zh) * 2020-10-29 2022-09-09 许昌许继软件技术有限公司 一种基于xml格式的规约描述文件的电力规约通用测试方法及系统
CN113051114A (zh) * 2021-03-19 2021-06-29 无锡市软测认证有限公司 一种用于提高芯片测试效率的方法
US11574696B2 (en) * 2021-04-12 2023-02-07 Nanya Technology Corporation Semiconductor test system and method
KR102314419B1 (ko) * 2021-07-27 2021-10-19 (주) 에이블리 반도체 테스트 패턴 발생 장치 및 방법
CN114818669B (zh) * 2022-04-26 2023-06-27 北京中科智加科技有限公司 一种人名纠错模型的构建方法和计算机设备
CN115630594B (zh) * 2022-12-19 2023-03-21 杭州加速科技有限公司 一种芯片设计仿真文件到Pattern文件的转换方法及其系统
CN116520754B (zh) * 2023-06-27 2023-09-22 厦门芯泰达集成电路有限公司 基于预加载模式的dps模块控制方法、系统
CN117291145A (zh) * 2023-11-24 2023-12-26 之江实验室 片上系统的验证方法、系统和电子装置

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02246841A (ja) * 1989-03-17 1990-10-02 Hitachi Ltd 自動車の制御装置及び制御方法
US5488573A (en) * 1993-09-02 1996-01-30 Matsushita Electric Industrial Co., Ltd. Method for generating test programs
US6182258B1 (en) * 1997-06-03 2001-01-30 Verisity Ltd. Method and apparatus for test generation during circuit design
US6028439A (en) * 1997-10-31 2000-02-22 Credence Systems Corporation Modular integrated circuit tester with distributed synchronization and control
US6195774B1 (en) * 1998-08-13 2001-02-27 Xilinx, Inc. Boundary-scan method using object-oriented programming language
US6779140B2 (en) * 2001-06-29 2004-08-17 Agilent Technologies, Inc. Algorithmically programmable memory tester with test sites operating in a slave mode

Also Published As

Publication number Publication date
EP1592976A1 (de) 2005-11-09
TW200508855A (en) 2005-03-01
JP2006520947A (ja) 2006-09-14
CN1784609A (zh) 2006-06-07
EP1592975A1 (de) 2005-11-09
JP2007052028A (ja) 2007-03-01
DE602004011320T2 (de) 2009-02-05
KR20050099626A (ko) 2005-10-14
KR20050101216A (ko) 2005-10-20
EP1592976B1 (de) 2008-01-16
JP3939336B2 (ja) 2007-07-04
DE602004011320D1 (de) 2008-03-06
WO2004072669A1 (en) 2004-08-26
TWI344595B (en) 2011-07-01
EP1592975B1 (de) 2008-03-26
JP3954639B2 (ja) 2007-08-08
WO2004072670A1 (en) 2004-08-26
CN1784609B (zh) 2011-02-23
JP2006518460A (ja) 2006-08-10

Similar Documents

Publication Publication Date Title
ATE384269T1 (de) Verfahren und struktur zur entwicklung eines testprogramms für integrierte halbleiterschaltungen
ATE390637T1 (de) Verfahren und vorrichtung zum prüfen integrierter schaltungen
DE60104854D1 (de) System und verfahren zur prüfung von integrierten schaltungen
ATE399331T1 (de) Verfahren und vorrichtung für eingebetteten eingebauten selbsttest (bist) elektronischer schaltungen und systeme
WO2006069790A3 (en) Test case automatic generation method for testing proactive gsm applications on sim cards
ATE297944T1 (de) Verfahren und vorrichtung zur gel-freien qualitativen proteomanalyse und deren verwendungen
ATE370423T1 (de) Verfahren und vorrichtung zur optimierten parallelen prüfung und zum zugriff auf elektronische schaltung
DK0676053T3 (da) Fremgangsmåde til automatisk testning af laboratorieprøver
ATE426835T1 (de) Verfahren zur inspektion von wafern und retikeln unter verwendung von entwickler-absichtsdaten
DE602005018205D1 (de) Verfahren und struktur zur entwicklung eines testprogramms für integrierte halbleiterschaltungen
DE60001254D1 (de) Testgerät für integrierte Schaltungen mit Multiportprüffunktionalität
WO2004044797A3 (en) Software simulator generated from a hardware description
WO2004097903A3 (en) Single tool defect classification solution
WO2005114235A3 (en) Method and structure to develop a test program for semiconductor integrated circuits
DE69937416D1 (de) Halbleiter-Prüfvorrichtung, Prüfsockelvorrichtung und Verfahren zur Herstellung
DE69924296D1 (de) Ic-test programmiersystem zur zuordnung logischer funktionstestdaten von logischen integrierten schaltung zu einer physikalischen darstellung
EP1360513A4 (de) Mehrfacherfassungs-dft-system zum detektieren oder auffinden von überschreitenden taktbereichsfehlern während der selbstprüfung oder scan-prüfung
TW200608032A (en) Method and apparatus for configuration of automated debug of in-circuit tests
ATE398806T1 (de) Verfahren und system für eine automatische skript basierte lösung zum unternehmenstesten
WO2006063043A3 (en) Reduced signaling interface method & apparatus
TW200513660A (en) Debugging apparatus for testing program and semiconductor testing apparatus and debugging and testing method for testing progame
TW200608030A (en) Testing method and testing circuit for a semiconductor device
CN1319150C (zh) 一种寄存器传输级可观测性覆盖分析与激励生成方法
EP1403651A3 (de) Prüfung von integrierten Schaltungen
ATE423978T1 (de) System und verfahren für optimierten test und konfigurationsdurchsatz elektronischer schaltungen

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties