ATE423978T1 - System und verfahren für optimierten test und konfigurationsdurchsatz elektronischer schaltungen - Google Patents

System und verfahren für optimierten test und konfigurationsdurchsatz elektronischer schaltungen

Info

Publication number
ATE423978T1
ATE423978T1 AT04778902T AT04778902T ATE423978T1 AT E423978 T1 ATE423978 T1 AT E423978T1 AT 04778902 T AT04778902 T AT 04778902T AT 04778902 T AT04778902 T AT 04778902T AT E423978 T1 ATE423978 T1 AT E423978T1
Authority
AT
Austria
Prior art keywords
test
uuts
configuration
throughput
parallel
Prior art date
Application number
AT04778902T
Other languages
English (en)
Inventor
Christopher Clark
Michael Ricchetti
Original Assignee
Intellitech Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intellitech Corp filed Critical Intellitech Corp
Application granted granted Critical
Publication of ATE423978T1 publication Critical patent/ATE423978T1/de

Links

Classifications

    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/319—Tester hardware, i.e. output processing circuits
    • G01R31/31917—Stimuli generation or application of test patterns to the device under test [DUT]
    • G01R31/31926—Routing signals to or from the device under test [DUT], e.g. switch matrix, pin multiplexing
    • G—PHYSICS
    • G01—MEASURING; TESTING
    • G01R—MEASURING ELECTRIC VARIABLES; MEASURING MAGNETIC VARIABLES
    • G01R31/00—Arrangements for testing electric properties; Arrangements for locating electric faults; Arrangements for electrical testing characterised by what is being tested not provided for elsewhere
    • G01R31/28—Testing of electronic circuits, e.g. by signal tracer
    • G01R31/317—Testing of digital circuits
    • G01R31/3181—Functional testing
    • G01R31/3185—Reconfiguring for testing, e.g. LSSD, partitioning
    • G01R31/318533—Reconfiguring for testing, e.g. LSSD, partitioning using scanning techniques, e.g. LSSD, Boundary Scan, JTAG
AT04778902T 2003-07-23 2004-07-22 System und verfahren für optimierten test und konfigurationsdurchsatz elektronischer schaltungen ATE423978T1 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US48931203P 2003-07-23 2003-07-23

Publications (1)

Publication Number Publication Date
ATE423978T1 true ATE423978T1 (de) 2009-03-15

Family

ID=34102847

Family Applications (1)

Application Number Title Priority Date Filing Date
AT04778902T ATE423978T1 (de) 2003-07-23 2004-07-22 System und verfahren für optimierten test und konfigurationsdurchsatz elektronischer schaltungen

Country Status (9)

Country Link
US (1) US7406638B2 (de)
EP (1) EP1649299B1 (de)
JP (1) JP2006528359A (de)
CN (1) CN1856712A (de)
AT (1) ATE423978T1 (de)
CA (1) CA2533281A1 (de)
DE (1) DE602004019651D1 (de)
TW (1) TWI280381B (de)
WO (1) WO2005011344A2 (de)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100660640B1 (ko) * 2005-08-18 2006-12-21 삼성전자주식회사 웨이퍼 자동선별 테스트를 위한 데이터 기입 장치 및 방법
CN1967275A (zh) * 2005-11-18 2007-05-23 鸿富锦精密工业（深圳）有限公司 电路板在线测试与维修系统及方法
CN101146046B (zh) * 2007-11-05 2010-06-02 福建星网锐捷网络有限公司 一种吞吐量测试方法和测试系统
US8412555B2 (en) * 2008-02-24 2013-04-02 Daniel Thomas Hamling Methods and systems for planning configurable manufacturing capacity
US20090248186A1 (en) * 2008-03-31 2009-10-01 Daniel Thomas Hamling Methods and Systems for Matching Configurable Manufacturing Capacity Requirements and Availability
WO2010054669A1 (en) * 2008-11-11 2010-05-20 Verigy (Singapore) Pte.Ltd. Re-configurable test circuit, method for operating an automated test equipment, apparatus, method and computer program for setting up an automated test equipment
DE112009005340T5 (de) * 2009-12-15 2012-09-13 Advantest(Singapore) Pte. Ltd. Verfahren und Vorrichtung zum Planen einer Verwendung von Testressourcen einer Testanordnung für die Ausführung von Testgruppen
DE102013102155B4 (de) 2013-03-05 2015-04-09 Friedrich-Alexander-Universität Erlangen-Nürnberg Verfahren zum testen von bauelementen und messanordnung
WO2017080727A1 (en) * 2015-11-11 2017-05-18 Asml Netherlands B.V. Method and apparatus for predicting performance of a metrology system
CN112579306B (zh) * 2019-09-29 2024-02-27 北京君正集成电路股份有限公司 一种线程设置和线程调度的方法

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2531230A1 (fr) 1982-07-27 1984-02-03 Rank Xerox Sa Ensemble destine au test automatique centralise de circuits imprimes et procede de test de circuits a microprocesseur faisant application de cet ensemble
US4660197A (en) * 1985-11-01 1987-04-21 Teradyne, Inc. Circuitry for synchronizing a multiple channel circuit tester
US4760330A (en) * 1986-06-06 1988-07-26 Northern Telecom Limited Test system with shared test instruments
US6134685A (en) * 1998-03-16 2000-10-17 Advanced Micro Devices, Inc. Package parallel test method and apparatus
US6449741B1 (en) * 1998-10-30 2002-09-10 Ltx Corporation Single platform electronic tester
JP3918344B2 (ja) * 1999-01-29 2007-05-23 横河電機株式会社 半導体試験装置
US6363504B1 (en) 1999-08-31 2002-03-26 Unisys Corporation Electronic system for testing a set of multiple chips concurrently or sequentially in selectable subsets under program control to limit chip power dissipation
US6557128B1 (en) * 1999-11-12 2003-04-29 Advantest Corp. Semiconductor test system supporting multiple virtual logic testers
US6609077B1 (en) * 2000-05-31 2003-08-19 Teradyne, Inc. ATE timing measurement unit and method
KR100358919B1 (ko) * 2000-11-18 2002-10-31 주식회사 메모리앤테스팅 마스터-슬레이브방식을 이용한 반도체칩 검사장치
US6718412B2 (en) 2000-12-14 2004-04-06 Agilent Technologies, Inc. Apparatus and method for universal serial bus communications
KR100429116B1 (ko) * 2001-05-14 2004-04-28 삼성전자주식회사 반도체 ｉｃ 소자의 검사 공정 손실 요인 자동 분석 및관리 시스템과 그 방법
US6880116B2 (en) * 2001-11-27 2005-04-12 Ati Technologies, Inc. System for testing multiple devices on a single system and method thereof

Also Published As

Publication number Publication date
US7406638B2 (en) 2008-07-29
EP1649299B1 (de) 2009-02-25
EP1649299A4 (de) 2006-12-06
TWI280381B (en) 2007-05-01
CN1856712A (zh) 2006-11-01
DE602004019651D1 (de) 2009-04-09
WO2005011344A2 (en) 2005-02-03
TW200517667A (en) 2005-06-01
EP1649299A2 (de) 2006-04-26
US20050060622A1 (en) 2005-03-17
CA2533281A1 (en) 2005-02-03
WO2005011344A3 (en) 2005-07-07
JP2006528359A (ja) 2006-12-14

Similar Documents

Publication Publication Date Title
CN101107796B (zh) 用于执行信道模拟的方法和设备
TW369692B (en) Test and burn-in apparatus, in-line system using the apparatus, and test method using the system
TW200739106A (en) Test system and method for testing electronic devices using a pipelined testing architecture
TW200643433A (en) Programmable devices to route signals on probe cards
TW200615556A (en) Electronic component testing apparatus and method for configuring electronic component testing apparatus
US7954022B2 (en) Apparatus and method for controlling dynamic modification of a scan path
DE602006012082D1 (de) Ic-testverfahren und vorrichtung
DE602005008552D1 (de) Testarchitektur und -verfahren
ATE472107T1 (de) Ic-testverfahren und vorrichtungen
ATE391300T1 (de) Mehrfacherfassungs-dft-system zum detektieren oder auffinden von überschreitenden taktbereichsfehlern während der selbstprüfung oder scan-prüfung
ATE462980T1 (de) Ic-testverfahren und vorrichtung
TW200722772A (en) System-on-a-chip pipeline tester and method
ATE423978T1 (de) System und verfahren für optimierten test und konfigurationsdurchsatz elektronischer schaltungen
ATE472106T1 (de) Ic-testverfahren und vorrichtung
TW200601343A (en) Semiconductor memory device and method of testing semiconductor memory device
TW200612239A (en) Methods and apparatus for providing scan patterns to an electronic device
TW200608030A (en) Testing method and testing circuit for a semiconductor device
JP2002202348A (ja) 論理集積回路のテスト回路およびその方法
CN101303391A (zh) 流水线测试设备及方法
TW200500618A (en) Ancillary equipment for testing semiconductor integrated circuit
US6892338B2 (en) Analog/digital characteristics testing device and IC testing apparatus
US7433252B2 (en) Semiconductor memory device capable of storing data of various patterns and method of electrically testing the semiconductor memory device
KR100750397B1 (ko) 웨이퍼 검사장치의 멀티 테스트 구현시스템
US7702981B2 (en) Structural testing using boundary scan techniques
KR101503555B1 (ko) 팬-아웃/팬-인 매트릭스를 이용한 오류 캐치 ｒａｍ 지원

Legal Events

Date Code Title Description
RER Ceased as to paragraph 5 lit. 3 law introducing patent treaties